## 16/8-BIT SINGLE-CHIP MICROCONTROLLERS

## DESCRIPTION

$\mu$ PD78366A is provided with a high-speed, high-performance CPU and powerful operation functions. Unlike the existing $\mu$ PD78328, $\mu$ PD78366A is also provided with a high-resolution PWM signal output function which substantially contributes to improving the performance of the inverter control.

A PROM model, $\mu$ PD78P368A, is also available.
Detailed functions, etc. are described in the following user's manual. Be sure to read the manual to design systems.
$\mu$ PD78366A User's Manual Hardware: U10205E
$\mu$ PD78356 User's Manual

## FEATURES

- Internal 16-bit architecture, external 8-bit data bus
- High-speed processing by pipeline control method and high- speed operating clock
- Minimum instruction execution time: 125 ns (internal clock: at 16 MHz , external clock: 8 MHz )
- Real-time pulse unit for inverter control
- 10-bit resolution A/D converter: 8 channels
- 8-/9-/10-/12-bit resolution variable PWM signal output function: 2 channels
- Powerful serial interface: 2 channels
- Internal memory:

ROM: none ( $\mu$ PD78365A)
24K bytes ( $\mu$ PD78363A)
32K bytes ( $\mu$ PD78366A)
48K bytes ( $\mu$ PD78368A)
RAM: 768 bytes ( $\mu$ PD78363A)
2 K bytes ( $\mu \mathrm{PD} 78365 \mathrm{~A}, 78366 \mathrm{~A}, 78368 \mathrm{~A}$ )

## APPLICATION EXAMPLES

- Inverter air conditioner
- Factory automation fields, such as industrial robots and machine tools.


## ORDERING INFORMATION

|  | Part Number | Package | Internal ROM |
| :---: | :---: | :---: | :---: |
|  | $\mu$ PD78363AGF-×x×-3B9 | 80-pin plastic QFP ( $14 \times 20 \mathrm{~mm}$ ) | Mask ROM |
|  | $\mu$ PD78365AGF-3B9 | 80-pin plastic QFP ( $14 \times 20 \mathrm{~mm}$ ) | None |
|  | $\mu$ PD78366AGF-×xx-3B9 | 80-pin plastic QFP ( $14 \times 20 \mathrm{~mm}$ ) | Mask ROM |
| $\star$ | $\mu$ PD78368AGF-×x×-3B9 | 80-pin plastic QFP ( $14 \times 20 \mathrm{~mm}$ ) | Mask ROM |

Remark $\quad x \times \times$ indicates a ROM code suffix.
Unless otherwise specified, the functions and performances of the $\mu$ PD78366 are described throughout this document.
The information in this document is subject to change without notice.

## 78K/III Series Product Development


(for control application in OA and FA fields)

## PIN CONFIGURATION (TOP VIEW)

- 80-pin plastic QFP $(14 \times 20 \mathrm{~mm})$ $\mu$ PD78363AGF-xxx-3B9, 78365AGF-3B9, 78366AGF-xxx-3B9, 78368AGF-xxx-3B9


Caution Connect the IC pin directly to Vss.

Remark $x x \times$ indicates a ROM code suffix

| P00-P07 | Port0 |
| :---: | :---: |
| P10-P17 | : Port1 |
| P20-P25 | : Port2 |
| P30-P36 | : Port3 |
| P40-P47 | : Port4 |
| P50-P57 | : Port5 |
| P70-P77 | : Port7 |
| P80-P85 | : Port8 |
| P90-P93 | : Port9 |
| RTP0-RTP3 | : Real-time Port |
| NMI | : Nonmaskable Interrupt |
| INTP0-INTP4 | : Interrupt From Peripherals |
| TO00-TO05, TO04 | : Timer Output |
| TI | : Timer Input |
| TIUD | : Timer Input Up Down Counter |
| TCUD | : Timer Control Up Down Counter |
| TCLRUD | : Timer Clear Up Down Counter |
| ANIO-ANI7 | : Analog Input |
| TxD0, TxD1 | : Transmit Data |
| RxD0, RxD1 | : Receive Data |
| SI | : Serial Input |
| SO | : Serial Output |
| SB0, SB1 | : Serial Bus |
| $\overline{\text { SCK }}$ | : Serial Clock |
| PWM0, PWM1 | : Pulse Width Modulation Output |
| $\overline{\text { WDTO }}$ | : Watchdog Timer Ouput |
| MODE0, MODE1 | : Mode |
| AD0-AD7 | : Address/Data Bus |
| A8-A15 | : Address Bus |
| ASTB | : Address Strobe |
| $\overline{\mathrm{RD}}$ | : Read Strobe |
| $\overline{\mathrm{WR}}$ | : Write Strobe |
| RESET | : Reset |
| X1, X2 | : Crystal |
| AVDD | : Analog Vdd |
| AVss | : Analog Vss |
| AVref | : Analog Reference Voltage |
| Vdo | : Power Supply |
| Vss | : Ground |
| IC | : Internally Connected |

FUNCTIONAL OUTLINE

| Item Product name |  | $\mu$ PD78363A | $\mu$ PD78365A | $\mu \mathrm{PD} 78366 \mathrm{~A}$ | $\mu \mathrm{PD} 78368 \mathrm{~A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Minimum instruction execution time |  | 125 ns (internal clock: 16 MHz , external clock: 8 MHz ) |  |  |  |
| Internal memory | ROM | 24K bytes | None | 32K bytes | 48K bytes |
|  | RAM | 768 bytes | 2K bytes |  |  |
| Memory space |  | 64K bytes (externally expandable) |  |  |  |
| General-purpose registers |  | 8 bits $\times 16 \times 8$ banks |  |  |  |
| Number of basic instructions |  | 115 |  |  |  |
| Instruction set |  | - 16-bit transfer/operation <br> - Multiplication/division (16 bits $\times 16$ bits, 32 bits $\div 16$ bits) <br> - Bit manipulation <br> - String <br> - Sum-of-products operation (16 bits $\times 16$ bits +32 bits) <br> - Relative operation |  |  |  |
| I/O lines | Input | 14 (of which 8 are shared with analog input) |  |  |  |
|  | I/O | 49 | 31 | 49 |  |
| Real-time pulse unit |  | - 16 -bit timer $\times 1$ <br> 10-bit dead time timer $\times 3$ <br> 16 -bit compare register $\times 4$ <br> 2 kinds of output mode can be selected <br> Mode 0, set-reset output: 6 channels <br> Mode 1, buffer output: 6 channels <br> - 16-bit timer $\times 1$ <br> 16-bit compare register $\times 1$ <br> - 16-bit timer $\times 1$ <br> 16 -bit capture register $\times 1$ <br> 16 -bit capture/compare register $\times 1$ <br> - 16-bit timer $\times 1$ <br> 16 -bit capture register $\times 2$ <br> 16-bit capture/compare register $\times 1$ <br> - 16-bit timer $\times 1$ <br> 16-bit compare register $\times 2$ <br> 16-bit resolution PWM output: 1 channel |  |  |  |
| Real-time output port |  | Pulse outputs associated with real-time pulse unit: 4 lines |  |  |  |
| PWM unit |  | 8-/9-/10-/12-bit resolution variable PWM output: 2 channels |  |  |  |
| A/D converter |  | 10-bit resolution, 8 channels |  |  |  |
| Serial interface |  | Dedicated baud rate generator <br> UART (w/pin selection function): 1 channel Clocked serial interface/SBI: 1 channel |  |  |  |
| Interrupt function |  | - External: 6, internal: 14 (of which 2 are multiplexed with external) <br> - 4 priority levels can be specified through software <br> - 3 types of interrupt processing modes selectable (vectored interrupt, macro service, and context switching) |  |  |  |
| Package |  | 80-pin plastic QFP ( $14 \times 20 \mathrm{~mm}$ ) |  |  |  |
| Others |  | - Watchdog timer <br> - Standby function (HALT and STOP modes) |  |  |  |

DIFFERENCES BETWEEN $\mu$ PD78363A, 78365A, 78366A, AND 78368A

| Product name |  | $\mu$ PD78363A | $\mu$ PD78366A | $\mu$ PD78368A | $\mu$ PD78365A |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Internal ROM | ROM | 24K bytes | 32K bytes | 48K bytes | None |
|  | RAM | 786 bytes | 2K bytes |  |  |
| I/O lines | Input | 14 (of which 8 are multiplexed with analog input) |  |  |  |
|  | I/O | 49 |  |  | 31 |
| Port 4 (P40-P47) |  | Can be set in input or output mode in units of 8 bits. In external memory expansion mode, this port functions as multiplexed address/data bus (AD0-AD7). |  |  | Always functions as multiplexed address/ data bus (AD0-AD7). |
| Port 5 (P50-P57) |  | Can be set in input or output mode in 1-bit units. In external memory expansion mode, this port functions as address bus (A8-A15). |  |  | Always functions as address bus (A8-A15) |
| Port 9 (P90-P93) |  | Can be set in input or output mode in 1-bit units. In external memory expansion mode, P90 outputs $\overline{\mathrm{RD}}$ strobe signal, and P91 outputs $\overline{W R}$ strobe signal. |  |  | P90 always functions as $\overline{\mathrm{RD}}$ strobe signal output pin, and P91 always functions as $\overline{W R}$ strobe signal output pin. P92 and P93 function as I/O port lines. |
| Memory expansion mode register (MM) |  | Sets port 4 in input or output mode in units of 8 bits. In external memory expansion mode, sets memory expansion width of ports 4 and 5. |  |  | Always fixed to external memory expansion mode. |
| Port 5 mode register (PM5) |  | Sets port 5 in input or output mode in 1-bit units. |  |  | None |
| Setting of MODE0, MODE1 |  | - In ordinary operation mode: $\text { MODE0, } 1 \text { = LL }$ <br> - In ROM-less mode: MODE0, 1 = HH |  |  | - Always set as follows: MODEO, 1 = HH |



## CONTENTS

1. PIN FUNCTIONS ..... 10
1.1 PORT PINS ..... 10
1.2 PINS OTHER THAN PORT PINS ..... 11
1.3 PIN I/O CIRCUITS AND PROCESSING OF UNUSED PINS ..... 13
2. CPU ARCHITECTURE ..... 15
2.1 MEMORY SPACE ..... 15
2.2 DATA MEMORY ADDRESSING ..... 18
2.3 PROCESSOR REGISTERS ..... 20
2.3.1 Control Registers ..... 21
2.3.2 General-Purpose Registers ..... 22
2.3.3 Special Function Registers (SFR) ..... 23
3. FUNCTIONAL BLOCKS ..... 29
3.1 EXECUTION UNIT (EXU) ..... 29
3.2 BUS CONTROL UNIT (BCU) ..... 29
3.3 ROM/RAM ..... 29
3.4 PORT FUNCTIONS ..... 30
3.5 CLOCK GENERATOR CIRCUIT ..... 32
3.6 REAL-TIME PULSE UNIT (RPU) ..... 34
3.7 REAL-TIME OUTPUT PORT (RTP) ..... 42
3.8 A/D CONVERTER ..... 43
3.9 SERIAL INTERFACE ..... 44
3.10 PWM UNIT ..... 46
3.11 WATCHDOG TIMER (WDT) ..... 47
4. INTERRUPT FUNCTIONS ..... 48
4.1 OUTLINE ..... 48
4.2 MACRO SERVICE ..... 49
4.3 CONTEXT SWITCHING ..... 52
4.3.1 Context Switching Function by Interrupt Request ..... 52
4.3.2 Context Switching Function by BRKCS Instruction ..... 53
4.3.3 Restoration from Context Switching ..... 53
5. EXTERNAL DEVICE EXPANSION FUNCTION ..... 54
6. STANDBY FUNCTIONS ..... 55
7. RESET FUNCTION ..... 56
8. INSTRUCTION SET ..... 57
9. EXAMPLE OF SYSTEM CONFIGURATION ..... 71
10. ELECTRICAL SPECIFICATIONS ..... 72
11. PACKAGE DRAWING ..... 83
12. RECOMMENDED SOLDERING CONDITIONS ..... 84
APPENDIX A. DIFFERENCES BETWEEN $\mu$ PD78366A AND $\mu$ PD78328 ..... 85
APPENDIX B. TOOLS ..... 86
B. 1 DEVELOPMENT TOOLS ..... 86
B. 2 EMBEDDED SOFTWARE ..... 91

## 1. PIN FUNCTIONS

### 1.1 PORT PINS

| Pin name | I/O | Function | Shared by: |
| :---: | :---: | :---: | :---: |
| P00-P03 | 1/O | Port 0. <br> 8-bit I/O port. <br> Can be set in input or output mode in 1-bit units. | RTP0-RTP3 |
| P04 |  |  | PWM0 |
| P05 |  |  | TCUD/PWM1 |
| P06 |  |  | TIUD/TO40 |
| P07 |  |  | TCLRUD |
| P10-P17 | I/O | Port 1. <br> 8-bit I/O port. <br> Can be set in input or output mode in 1-bit units. | - |
| P20 | Input | Port 2. <br> 6-bit input port. | NMI |
| P21 |  |  | INTP0 |
| P22 |  |  | INTP1 |
| P23 |  |  | INTP2 |
| P24 |  |  | INTP3/TI |
| P25 |  |  | INTP4 |
| P30 | I/O | Port 3. <br> 7-bit I/O port. <br> Can be set in input or output mode in 1-bit units. | TxD0 |
| P31 |  |  | RxD0 |
| P32 |  |  | SO/SB0 |
| P33 |  |  | SI/SB1 |
| P34 |  |  | $\overline{\text { SCK }}$ |
| P35 |  |  | TxD1 |
| P36 |  |  | RxD1 |
| P40-P47 | 1/O | Port 4. <br> 8-bit I/O Port. <br> Can be set in input or output mode in 8-bit units. | AD0-AD7 |
| P50-P57 | I/O | Port 5. <br> 8-bit I/O port. <br> Can be set in input or output mode in 1-bit units. | A8-A15 |
| P70-P77 | Input | Port 7. <br> 8-bit input port | ANIO-ANI7 |
| P80-P85 | I/O | Port 8. <br> 6-bit I/O port. <br> Can be set in input or output mode in 1-bit units. | TO00-TO05 |
| P90 | I/O | Port 9. <br> 4-bit I/O port. <br> Can be set in input or output mode in 1-bit units. | $\overline{\mathrm{RD}}$ |
| P91 |  |  | WR |
| P92 |  |  | - |
| P93 |  |  | - |

### 1.2 PINS OTHER THAN PORT PINS (1/2)

| Pin name | I/O | Function | Shared by: |
| :---: | :---: | :---: | :---: |
| RTP0-RTP3 | Output | Real-time output port that outputs pulses in synchronization with trigger signal from real-time pulse unit. | P00-P03 |
| NMI | Input | Non-maskable interrupt request input. | P20 |
| INTP0 |  | External interrupt request input. | P21 |
| INTP1 |  |  | P22 |
| INTP2 |  |  | P23 |
| INTP3 |  |  | P24/TI |
| INTP4 |  |  | P25 |
| TI | Input | External count clock input to timer 1. | P24/INTP3 |
| TCUD |  | Count operation selection control signal input to up/down counter (timer 4). | P05/PWM1 |
| TIUD |  | External count clock input to up/down counter (timer 4). | P06/TO40 |
| TCLRUD |  | Clear signal input to up/down counter (timer 4). | P07 |
| TO00-TO05 | Output | Pulse output from real-time pulse unit. | P80-P85 |
| TO40 |  |  | P06/TIUD |
| ANIO-ANI7 | Input | Analog input to A/D converter. | P70-P77 |
| TxD0 | Output | Serial data output of asynchronous serial interface. | P30 |
| TxD1 |  |  | P35 |
| RxD0 | Input | Serial data input of asynchronous serial interface. | P31 |
| RxD1 |  |  | P36 |
| $\overline{\text { SCK }}$ | 1/O | Serial clock input/output of clocked serial interface. | P34 |
| SI | Input | Serial data input of clocked serial interface in 3-line mode. | P33/SB1 |
| SO | Ouput | Serial data output of clocked serial interface in 3-line mode. | P32/SB0 |
| SB0 | 1/O | Serial data input/output of clocked serial interface in SBI mode. | P32/SO |
| SB1 |  |  | P33/SI |
| PWM0 | Output | PWM signal output. | P04 |
| PWM1 |  |  | P05/TCUD |
| $\overline{\text { WDTO }}$ | Output | Signal output indicating overflow of watchdog timer (generates nonmaskable interrupt). | - |
| AD0-AD7 | I/O | Multiplexed address/data bus when memory is externally expanded. | P40-P47 |
| A8-A15 |  | Address bus when memory is externally expanded. | P50-P57 |
| ASTB | Output | Outputs timing signal at which address information output from AD0-AD7 and A8-A15 pins to access external memory is to be latched. | - |
| $\overline{\mathrm{RD}}$ |  | Read strobe signal output to external memory. | P90 |
| $\overline{\mathrm{WR}}$ |  | Write strobe signal output to external memory. | P91 |

### 1.2 PINS OTHER THAN PORT PINS (2/2)

| Pin name | I/O | Function | Shared by: |
| :---: | :---: | :--- | :---: |
| MODE0 | Input | Control signal input to set operation mode. With $\mu$ PD78363A, 78366A, and <br> $78368 A$ MODE0 and MODE1 are usually connected to Vss. With $\mu$ PD78365A, <br> MODE0 and MODE1 are always connected to VDD. | - |
| MODE1 |  | Input | System reset input |

### 1.3 PIN I/O CIRCUITS AND PROCESSING OF UNUSED PINS

Table 1-1 shows the I/O circuit types of the respective pins, and recommended connections of the unused pins. Figure $1-1$ shows the circuits of the respective pins.

Table 1-1. Pin I/O Circuit Type and Recommended Connections of Unused Pins

| Pin | I/O circuit type | Recommended connections |
| :---: | :---: | :---: |
| P00/RTP0-P03/RTP3 | 5-A | Input : Independently connect to $V_{D D}$ or $V_{S s}$ through resistor <br> Output : Leave unconnected |
| P04/PWM0 |  |  |
| P05/TCUD/PWM1 |  |  |
| P06/TIUD/TO40 |  |  |
| P07/TCLRUD |  |  |
| P10-P17 |  |  |
| P20/NMI | 2 | Connect to Vss |
| P21/INTP0 | $2-A$ |  |
| P22/INTP1 |  |  |
| P23/INTP2 |  |  |
| P24/INTP3/TI |  |  |
| P25/INTP4 |  |  |
| P30/TxD0 | 5-A | Input : Independently connect to VDD or Vss through resistor <br> Output : Leave unconnected |
| P31/RxD0 |  |  |
| P32/SO/SB0 | 8-A |  |
| P33/SI/SB1 |  |  |
| P34/ $\overline{\text { SCK }}$ |  |  |
| P35/TxD1 | 5-A |  |
| P36/RxD1 |  |  |
| P40/AD0-P47/AD7 |  |  |
| P50/A8-P57/A15 |  |  |
| P70/ANI0-P77/ANI7 | 9 | Connect to Vss |
| P80/TO00-P85/TO05 | 5-A | Input : Independently connect to VDD or Vss through resistor <br> Output : Leave unconnected |
| P90/RD |  |  |
| P91/WR |  |  |
| P92, P93 |  |  |
| ASTB | 5 |  |
| $\overline{\text { WDTO }}$ | 19 | Connect to Vss |
| MODE0, MODE1 | 1 | - |
| RESET | 2 |  |
| AVref, AVss | - | Connect to Vss |
| AVdd |  | Connect to Vid |
| IC |  | Connect to Vss |

Figure 1-1. Pin I/O Circuits
Type 1

## 2. CPU ARCHITECTURE

### 2.1 MEMORY SPACE

The $\mu$ PD78366A can access a memory space of 64 K bytes. Figures $2-1$ through $2-3$ show the memory map.

Figure 2-1. Memory Map ( $\mu$ PD78368A)


Note Accessed in external memory expansion mode.

Caution For word access (including stack operations) to the main RAM area (FEOOH-FEFFH), the address that specifies the operand must be an even value.

Figure 2-2. Memory Map ( $\mu$ PD78365A, 78366A)


Note Accessed in external memory expansion mode.

Caution For word access (including stack operations) to the main RAM area (FEOOH-FEFFH), the address that specifies the operand must be an even value.

Figure 2-3. Memory Map ( $\mu$ PD78363A)


Note Accessed in external memory expansion mode.

Caution For word access (including stack operations) to the main RAM area (FEOOH-FEFFH), the address that specifies the operand must be an even value.

### 2.2 DATA MEMORY ADDRESSING

The $\mu$ PD78366A is provided with many addressing modes that improve the operability of the memory and can be used with high-level languages. Especially, an area of addresses F700H-FFFFH (In the $\mu$ PD78363A, FCOOH-FFFFH) to which the data memory is mapped can be addressed in a mode peculiar to the functions provided in this area, including special function registers (SFR) and general-purpose registers.

Figure 2-4. Data Memory Addressing ( $\mu$ PD78368A)


Note Is external memory in the ROMless mode.

Caution For word access (including stack oprations) to the main RAM area (FE00H-FEFFH), the address that specifies the operand must be an even value.

Figure 2-5. Data Memory Addressing ( $\mu$ PD78365A, 78366A)


Note Is external memory in the ROMless mode of the $\mu$ PD78365A or $\mu$ PD78366A.

Caution For word access (including stack oprations) to the main RAM area (FE00H-FEFFH), the address that specifies the operand must be an even value.

Figure 2-6. Data Memory Addressing ( $\mu$ PD78363A)


Note Is external memory in the ROMless mode.

Caution For word access (including stack oprations) to the main RAM area (FEOOH-FEFFH), the address that specifies the operand must be an even value.

### 2.3 PROCESSOR REGISTERS

The $\mu$ PD78366A is provided with the following three types of processor registers:

- Control registers
- General-purpose registers
- Special function registers (SFRs)


### 2.3.1 Control Registers

(1) Program counter (PC)

This is a 16-bit register that holds an address of the instruction to be executed next.
(2) Program status word (PSW)

This 16-bit register indicates the status of the CPU as a result of instruction execution.
(3) Stack pointer (SP)

This 16-bit register indicates the first address of the stack area (LIFO) of the memory.
(4) CPU control word (CCW)

This 8-bit register is used to control the CPU.

Figure 2-7. Configuration of Control Registers


Figure 2-8. Configuration of PSW


Figure 2-9. Configuration of CCW

| CCW | 0 | 0 | 0 | 0 | 0 | 0 | TPF | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

### 2.3.2 General-Purpose Registers

The $\mu$ PD78366A is provided with eight banks of general-purpose registers with one bank consisting of 8 words $\times 16$ bits. Figure 2-10 shows the configuration of the general-purpose register banks. The generalpurpose registers are mapped to an area of addresses FE80H-FEFFH. Each of these registers can be used as an 8-bit register. In addition, two registers can be used as one 16-bit register pair (refer to Figure 2-11). These general-purpose registers facilitate complicated multitask processing.

Figure 2-10. Configuration of General-Purpose Register Banks


Figure 2-11. Processing Bits of General-Purpose Registers

| FEFFH | 8-bit processing |  |  | 16-bit processing |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | RBNKO | R15 | R14 | (FH) | RP7 | (EH) |
|  | RBNK1 | R13 | R12 | (DH) | RP6 | (CH) |
|  | RBNK2 | R11 | R10 | (BH) | RP5 | (AH) |
|  | RBNK3 | R9 | R8 | (9H) | RP4 | (8H) |
|  | RBNK4 | R7 | R6 | (7H) | RP3 | (6H) |
|  | RBNK5 | R5 | R4 | (5H) | RP2 | (4H) |
| FE80H | RBNK6 | R3 | R2 | (3H) | RP1 | (2H) |
|  | RBNK7 | R1 | R0 | (1H) | RP0 | (0H) |
|  |  |  |  | 15 |  | 0 |

### 2.3.3 Special Function Registers (SFR)

Special function registers (SFRs) are registers assigned special functions such as mode registers and control registers for internal peripheral hardware, and are mapped to a 256 -byte address space at FF00H through FFFFH.

Table 2-1 lists the SFRs. The meanings of the symbols in this table are as follows:

- Symbol $\qquad$ Indicates the mnemonic symbol for an SFR.
This mnemonic can be coded in the operand field of an instruction.
- R/W Indicates whether the SFR can be read or written.
$R / W: ~ R e a d / w r i t e$
$R \quad$ : Read only
W : Write only
- Bit units for manipulation

Indicates bit units in which the SFR can be manipulated. The SFRs that can be manipulated in 16-bit units can be coded as an sfrp operand. Specify an even address for these SFRs.
The SFRs that can be manipulated in 1-bit units can be coded as the operand of bit manipulation instructions.

- On reset $\qquad$ Indicates the status of the register at $\overline{\text { RESET }}$ input.

Cautions 1. Do not access the addresses in the range FFOOH through FFFFH to which no special function register is allocated. If these addresses are accessed, malfunctioning may occur.
2. Do not write data to the read-only registers. Otherwise, the internal circuit may not operate normally.
3. When using read data as byte data, process undefined bit(s) first.
4. TOUT and TXS are write-only registers. Do no read these registers.
5. Bits 0,1 , and 4 of SBIC are write-only bits. When these bits are read, they are always " 0 ".

Table 2-1. List of Special Function Registers (1/5)

| Address | Special function register (SFR) | Symbol | R/W | Bit units for manipulation |  |  | On reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1 bit | 8 bits | 16 bits |  |
| FFOOH | Port 0 | P0 | R/W | $\bigcirc$ | $\bigcirc$ | - | Undefined |
| FF01H | Port 1 | P1 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| FF02H | Port 2 | P2 | R | $\bigcirc$ | $\bigcirc$ | - |  |
| FF03H | Port 3 | P3 | R/W | $\bigcirc$ | $\bigcirc$ | - |  |
| FF04H | Port 4 | P4 ${ }^{\text {Note }}$ |  | $\bigcirc$ | $\bigcirc$ | - |  |
| FF05H | Port 5 | P5 ${ }^{\text {Note }}$ |  | $\bigcirc$ | $\bigcirc$ | - |  |
| FF07H | Port 7 | P7 | R | $\bigcirc$ | $\bigcirc$ | - |  |
| FF08H | Port 8 | P8 | R/W | $\bigcirc$ | $\bigcirc$ | - |  |
| FF09H | Port 9 | P9 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| FF10H | Compare register 00 | CM00 |  | - | - |  |  |
| FF11H |  |  |  | - | - |  |  |
| FF12H | Compare register 01 | CM01 |  | - | - | $\bigcirc$ |  |
| FF13H |  |  |  | - | - | O |  |
| FF14H | Compare register 02 | CM02 |  | - | - | $\bigcirc$ |  |
| FF15H |  |  |  | - | - | O |  |
| FF16H | Compare register 03 | CM03 |  | - | - | $\bigcirc$ |  |
| FF17H |  |  |  | - | - |  |  |
| FF18H | Buffer register CM00 | BFCM00 |  | - | - | O |  |
| FF19H |  |  |  | - | - | O |  |
| FF1AH | Buffer register CM01 | BFCM01 |  | - | - | $\bigcirc$ |  |
| FF1BH |  |  |  | - | - |  |  |
| FF1CH | Buffer register CM02 | BFCM02 |  | - | - |  |  |
| FF1DH |  |  |  | - | - | , |  |
| FF1EH | Timer register 0 | TMO | R | - | - | $\bigcirc$ | 0000H |
| FF1FH |  |  |  |  |  |  |  |
| FF20H | Port 0 mode register | PM0 | R/W | $\bigcirc$ | $\bigcirc$ | - | FFH |
| FF21H | Port 1 mode register | PM1 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| FF23H | Port 3 mode register | PM3 |  | $\bigcirc$ | $\bigcirc$ | - | $\times 1111111 \mathrm{~B}$ |
| FF25H | Port 5 mode register | PM5 ${ }^{\text {Note }}$ |  | $\bigcirc$ | $\bigcirc$ | - | FFH |
| FF28H | Port 8 mode register | PM8 |  | $\bigcirc$ | $\bigcirc$ | - | $x \times 111111 \mathrm{~B}$ |
| FF29H | Port 9 mode register | PM9 |  | $\bigcirc$ | $\bigcirc$ | - | $x \times x \times 1111 B$ |
| FF2CH | Reload register | DTIME | R/W | - | - | $\bigcirc$ | Undefined |
| FF2DH |  |  |  |  |  |  |  |
| FF2EH | Timer unit mode register 0 | TUM0 |  | $\bigcirc$ | $\bigcirc$ | - | 00H |
| FF2FH | Timer unit mode register 1 | TUM1 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| FF30H | Compare register 10 | CM10 |  | - | - |  | Undefined |
| FF31H |  |  |  | - | - | O | Undefined |
| FF32H | Timer register 1 | TM1 | R | - | - | $\bigcirc$ | 0000H |
| FF33H |  |  |  |  |  |  |  |

Note Not provided for the $\mu$ PD78365A.

Table 2-1. List of Special Function Registers (2/5)

| Address | Special function register (SFR) | Symbol | R/W | Bit units for manipulation |  |  | On reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1 bit | 8 bits | 16 bits |  |
| FF34H | Capture/compare register 20 | CC20 | R/W | - | - | $\bigcirc$ | Undefined |
| FF35H |  |  |  |  |  |  |  |
| FF36H | Capture register 20 | CT20 | R | - | - | $\bigcirc$ |  |
| FF37H |  |  |  |  |  |  |  |
| FF38H | Timer register 2 | TM2 |  | - | - | $\bigcirc$ | 0000H |
| FF39H |  |  |  |  |  |  |  |
| FF3AH | Buffer register CM03 | BFCM03 | R/W | - | - | $\bigcirc$ | Underfined |
| FF3BH |  |  |  |  |  |  |  |
| FF3CH | External interrupt mode register 0 | INTM0 |  | $\bigcirc$ | $\bigcirc$ | - | 00H |
| FF3DH | External interrupt mode register 1 | INTM1 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| FF40H | Port 0 mode control register | PMC0 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| FF43H | Port 3 mode control register | PMC3 |  | $\bigcirc$ | $\bigcirc$ | - | $\times 000$ 0000B |
| FF44H | Pull-up resistor option register L | PUOL |  | $\bigcirc$ | $\bigcirc$ | - |  |
| FF45H | Pull-up resistor option register H | PUOH |  | $\bigcirc$ | $\bigcirc$ | - |  |
| FF48H | Port 8 mode control register | PMC8 |  | $\bigcirc$ | $\bigcirc$ | - | $x \times 00$ 0000B |
| FF4EH | Sampling control register 0 <br> Sampling control register 1 | SMPC0 <br> SMPC1 |  | $\bigcirc$ | $\bigcirc$ | - | 00H |
| FF4FH |  |  |  | $\bigcirc$ | $\bigcirc$ | - |  |
| FF50H | Capture/compare register 30 | CC30 |  | - | - |  | Undefined |
| FF51H |  |  |  | - | - | , |  |
| FF52H | Capture register 30 | CT30 | R | - | - | $\bigcirc$ |  |
| FF53H |  |  |  |  |  |  |  |
| FF54H | Capture register 31 | CT31 |  | - | - | O |  |
| FF55H | Capture register 31 |  |  |  |  |  |  |
| FF56H | Timer register 3 | TM3 |  | - | - | $\bigcirc$ | 0000H |
| FF57H |  |  |  |  |  |  |  |
| FF58H | mpare register 40 | CM40 | R/W | - | - | $\bigcirc$ | Undefined |
| FF59H | are register 40 |  |  |  |  |  |  |
| FF5AH | mpare register 4 | CM41 |  | - | - | $\bigcirc$ |  |
| FF5BH | pare register |  |  |  |  |  |  |
| FF5CH | Timer register 4 | TM4 | R | - | - | $\bigcirc$ | 0000H |
| FF5DH |  |  |  |  |  |  |  |
| FF5EH | Timer control register 4 | TMC4 | R/W | - | $\bigcirc$ | - | OOH |
| FF5FH | Timer out register | TOUT | W | - | $\bigcirc$ | - | x $\times 010101 \mathrm{~B}$ |
| FF60H | Real-time output port register | RTP | R/W | $\bigcirc$ | $\bigcirc$ | - | Undefined |
| FF61H | Real-time output port mode register | RTPM |  | $\bigcirc$ | $\bigcirc$ | - | 00H |
| FF62H | Port read control register | PRDC |  | $\bigcirc$ | $\bigcirc$ | - |  |
| FF68H | A/D converter mode register | ADM |  | $\bigcirc$ | $\bigcirc$ | - |  |

Table 2-1. List of Special Function Registers (3/5)

| Address | Special function register (SFR) | Symbol | R/W | Bit units for manipulation |  |  | On reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1 bit | 8 bits | 16 bits |  |
| FF70H | Slave buffer register 0 | SBUF0 | R/W | $\bigcirc$ | $\bigcirc$ | - | Undefined |
| FF71H | Slave buffer register 1 | SBUF1 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| FF72H | Slave buffer register 2 | SBUF2 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| FF73H | Slave buffer register 3 | SBUF3 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| FF74H | Slave buffer register 4 | SBUF4 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| FF75H | Slave buffer register 5 | SBUF5 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| FF76H | Master buffer register 0 | MBUF0 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| FF77H | Master buffer register 1 | MBUF1 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| FF78H | Master buffer register 2 | MBUF2 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| FF79H | Master buffer register 3 | MBUF3 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| FF7AH | Master buffer register 4 | MBUF4 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| FF7BH | Master buffer register 5 | MBUF5 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| FF7CH | Timer control register 0 | TMC0 |  | $\bigcirc$ | $\bigcirc$ | - | OOH |
| FF7DH | Timer control register 1 | TMC1 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| FF7EH | Timer control register 2 | TMC2 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| FF7FH | Timer control register 3 | TMC3 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| FF80H | Clocked serial interface mode register | CSIM |  | $\bigcirc$ | $\bigcirc$ | - |  |
| FF82H | Serial bus interface control register | SBIC | R/W $W^{\text {Note }}$ | $\bigcirc$ | $\bigcirc$ | - |  |
| FF84H | Baud rate generator control register | BRGC | R/W | $\bigcirc$ | $\bigcirc$ | - |  |
| FF85H | Baud rate generator compare register | BRG |  | - | $\bigcirc$ | - | Undefined |
| FF86H | Serial I/O shift register | SIO |  | $\bigcirc$ | $\bigcirc$ | - |  |
| FF88H | Asynchronous serial interface mode register | ASIM |  | $\bigcirc$ | $\bigcirc$ | - | 80 H |
| FF8AH | Asynchronous serial interface status register | ASIS | R | $\bigcirc$ | $\bigcirc$ | - | OOH |
| FF8CH | Serial receive buffer: UART | RXB |  | - | $\bigcirc$ | - | Undefined |
| FF8EH | Serial transfer shift register: UART | TXS | W | - | $\bigcirc$ | - |  |
| FFAOH | PWM control register 0 | PWMC0 | R/W | $\bigcirc$ | $\bigcirc$ | - | 00 H |
| FFA1H | PWM control register 1 | PWMC1 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| FFA2H | PWM register OL | PWMOL |  | O | $\bigcirc$ | - | Undefined |
| FFA2H | PWM register 0 | PWM0 |  |  |  | O |  |
| FFA3H |  |  |  | - | - | O |  |

Note Bits 7 and 5 : read/write
Bits 6, 3, and 2 : read-only
Bits 4, 1, and 0 : write-only

Table 2-1. List of Special Function Registers (4/5)

| Address | Special function register (SFR) | Symbol | R/W | Bit units for manipulation |  |  | On reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1 bit | 8 bits | 16 bits |  |
| FFA4H | PWM register 1L | PWM1L | R/W | $\bigcirc$ | $\bigcirc$ | - | Undefined |
| FFA4H | PWM register 1 | PWM1 |  | - | - | $\bigcirc$ |  |
| FFA5H |  |  |  |  |  |  |  |
| FFA8H | In-service priority register | ISPR | R | $\bigcirc$ | $\bigcirc$ | - | 00 H |
| FFAAH | Interrupt mode control register | IMC | R/W | $\bigcirc$ | $\bigcirc$ | - | 80 H |
| FFACH | Interrupt mask register OL | MKOL |  | $\bigcirc$ | $\bigcirc$ | - | FFH |
| FFACH | Interrupt mask register 0 | MKO |  | - | - | $\bigcirc$ | FFFFH |
| FFADH |  |  |  |  |  |  |  |
| FFADH | Interrupt mask register OH | MKOH |  | $\bigcirc$ | $\bigcirc$ | - | FFH |
| FFB0H | A/D conversion result register 0 | ADCR0 | - |  | - | $\bigcirc$ | Undefined |
| FFB1H |  |  |  |  |  |  |  |  |
| FFB1H | A/D conversion result register 0 H | ADCROH | R | - | O | - |  |
| FFB2H | A/D conversion result register | ADCR1 |  | - | - | O |  |
| FFB3H | A | ADCR1 |  |  |  |  |  |
| FFB3H | A/D conversion result register 1 H | ADCR1H |  | - | $\bigcirc$ | - |  |
| FFB4H | A/D conversion result register 2 | ADCR2 |  | - | - | $\bigcirc$ |  |
| FFB5H |  |  |  |  |  |  |  |
| FFB5H | A/D conversion result register 2 H | ADCR2H |  | - | $\bigcirc$ | - |  |
| FFB6H | A/D conversion result register 3 | ADCR3 |  | - | - | $\bigcirc$ |  |
| FFB7H |  |  |  |  |  |  |  |
| FFB7H | A/D conversion result register 3 H | ADCR3H |  | - | $\bigcirc$ | - |  |
| FFB8H | A/D conversion result register 4 | ADCR4 |  | - | - | $\bigcirc$ |  |
| FFB9H |  |  |  |  |  |  |  |
| FFB9H | A/D conversion result register 4 H | ADCR4H |  | - | $\bigcirc$ | - |  |
| FFBAH | A/D conversion result register 5 | ADCR5 |  | - | - | $\bigcirc$ |  |
| FFBBH |  |  |  |  |  |  |  |
| FFBBH | A/D conversion result register 5 H | ADCR5H |  | - | $\bigcirc$ | - |  |
| FFBCH | A/D conversion result register 6 | ADCR6 |  | - | - | $\bigcirc$ |  |
| FFBDH |  |  |  |  |  |  |  |
| FFBDH | A/D conversion result register 6 H | ADCR6H |  | - | $\bigcirc$ | - |  |
| FFBEH |  | ADCR7 |  |  |  |  |  |
| FFBFH | A/D conversion result register 7 |  |  | - | - | O |  |
| FFBFH | A/D conversion result register 7 H | ADCR7H |  | - | $\bigcirc$ | - |  |
| FFCOH | Standby control register | STBC ${ }^{\text {Note }}$ | R/W | - | $\bigcirc$ | - | $0000 \times 000 \mathrm{~B}$ |
| FFC1H | CPU control word | CCW |  | $\bigcirc$ | $\bigcirc$ | - | 00H |
| FFC2H | Watchdog timer mode register | WDM ${ }^{\text {Note }}$ |  | - | $\bigcirc$ | - |  |

Note Can be written when a special instruction is executed.

Table 2-1. List of Special Function Registers (5/5)

| Address | Special function register (SFR) | Symbol | R/W | Bit units for manipulation |  |  | On reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1 bit | 8 bits | 16 bits |  |
| FFC4H | Memory expansion mode register | MM | R/W | $\bigcirc$ | $\bigcirc$ | - | Note |
| FFC6H |  | PW |  | - | - | O | COAA |
| FFC7H |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { FFDOH } \\ & \quad \mid \\ & \text { FFDFH } \end{aligned}$ | External SFR area | - |  | $\bigcirc$ | O | - | Undefined |
| FFEOH | Interrupt control register (INTOV3) | OVIC3 |  | $\bigcirc$ | $\bigcirc$ | - | 43H |
| FFE1H | Interrupt control register (INTP0/INTCC30) | PIC0 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| FFE2H | Interrupt control register (INTP1) | PIC1 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| FFE3H | Interrupt control register (INTP2) | PIC2 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| FFE4H | Interrupt control register (INTP3/INTCC20) | PIC3 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| FFE5H | Interrupt control register (INTP4) | PIC4 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| FFE6H | Interrupt control register (INTTM0) | TMIC0 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| FFE7H | Interrupt control register (INTCM03) | CMIC03 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| FFE8H | Interrupt control register (INTCM10) | CMIC10 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| FFE9H | Interrupt control register (INTCM40) | CMIC40 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| FFEAH | Interrupt control register (INTCM41) | CMIC41 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| FFEBH | Interrupt control register (INTSER) | SERIC |  | $\bigcirc$ | $\bigcirc$ | - |  |
| FFECH | Interrupt control register (INTSR) | SRIC |  | $\bigcirc$ | $\bigcirc$ | - |  |
| FFEDH | Interrupt control register (INTST) | STIC |  | $\bigcirc$ | $\bigcirc$ | - |  |
| FFEEH | Interrupt control register (INTCSI) | CSIIC |  | $\bigcirc$ | $\bigcirc$ | - |  |
| FFEFH | Interrupt control register (INTAD) | ADIC |  | $\bigcirc$ | $\bigcirc$ | - |  |

Note The value of the MW register at reset time differs depending on the product.
$\mu$ PD78363A
: 60H
$\mu$ PD78365A, 78366A: 20H
$\star \quad \mu$ PD78368A $: 00 \mathrm{H}$

## 3. FUNCTIONAL BLOCKS

### 3.1 EXECUTION UNIT (EXU)

EXU controls address computation, arithmetic and logical operations, and data transfer through microprogram. EXU has an internal main RAM. This RAM can be accessed by instructions faster than the peripheral RAM.

### 3.2 BUS CONTROL UNIT (BCU)

BCU starts necessary bus cycles according to the physical address obtained by the execution unit (EXU).If EXU does not request start of the bus cycle, an address is generated to prefetch an instruction. The prefetched op code is stored in an instruction queue.

### 3.3 ROM/RAM

The internal ROM and RAM capacities differ depending on the product.
The $\mu$ PD78363A has a $24-K B$ ROM and a $512-\mathrm{B}$ peripheral RAM. The $\mu$ PD78366A has a $32-\mathrm{KB}$ ROM and a 1792-B peripheral RAM. The $\mu$ PD78368A has a $48-K B$ ROM and a 1792-B peripheral RAM. The $\mu$ PD78365A does not have a ROM and only has a 1792-B peripheral RAM.

Access to the ROM can be disabled by using the MODE0 and MODE1 pins, in which case an external memory of 64 KB can be accessed.

### 3.4 PORT FUNCTIONS

The $\mu$ PD78366A is provided with the ports shown in Figure 3-1 for various control operations.
The functions of each port are listed in Table 3-1. These ports function not only as digital ports but also as input/output lines of the internal hardware.

Figure 3-1. Port Configuration


Table 3-1. Functions of Each Port

| Port | Port function | Multiplexed function |
| :---: | :---: | :---: |
| Port 0 | 8-bit I/O port. Can be set in input or output mode in 1-bit units. | In control mode, serves as real-time output port (RTP), or input operation control signal of real-time pulse unit (RPU) and output PWM signal. |
| Port 1 | 8-bit I/O port. Can be set in input or output mode in 1-bit units. | - |
| Port 2 | 6 -bit input port. | Inputs external interrupt and count pulse of real-time pulse unit (RPU) (fixed to the control mode). |
| Port 3 | 7-bit I/O port. Can be set in input or output in 1-bit units. | In control mode, inputs/outputs signals of serial interfaces (UART, CSI). |
| Port 4 | 8-bit I/O port. Can be set in input or output mode in 8-bit units. | Address data bus (AD0-AD7) when memory is externally expanded. |
| Port 5 | 8-bit I/O port. Can be set in input or output mode in 1-bit units. | Address bus (A8-A15) when memory is externally expanded. |
| Port 7 | 8 -bit input port. | Input analog signals to A/D converter (fixed to the control mode). |
| Port 8 | 6-bit I/O port. Can be set in input or output mode in 1-bit units. | In control mode, outputs timer of real-time pulse unit (RPU). |
| Port 9 | 4-bit I/O port. Can be set in input or output mode in 1-bit units. | Outputs control signal when memory is externally expanded. |

### 3.5 CLOCK GENERATOR CIRCUIT

The clock generator circuit generates and controls the internal system clock (CLK) that is supplied to the CPU.
Figure 3-2. Block Diagram of Clock Generator Circuit


Remarks 1. fxx : crystal oscillation frequency
2. fx : external clock frequency
3. fcLk: internal system clock frequency

By connecting an 8-MHz crystal resonator across the X 1 and X 2 pins, an internal system clock of up to 16 MHz (fclk) can be generated.

The system clock oscillation circuit oscillates by using the crystal resonator connected across the X1 and X2 pins. It stops oscillation in standby mode.

An external clock can also be input. To do so, input the clock signal to the X 1 pin and leave the X 2 pin open.
Caution Do not set STOP mode when the external clock is used.

Figure 3-3. External Circuit of System Clock Oscillator Circuit
(a) crystal oscillator

(b) external clock


Cautions 1. Wire the portion enclosed by dotted line in Figure 3-3 as follows to avoid adverse influences due to wiring capacity when using the system clock oscillation circuit.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal line. Make sure that the wiring is not close to lines through which a high alternating current flows.
- Always keep the ground point of the capacitor of the oscillation circuit at the same potential as Vss. Do not ground the circuit to a ground pattern through which a high current flows.
- Do not extract signals from the oscillator circuit.

2. To input an external clock, do not connect a load such as wiring capacitance to the X2 pin.

### 3.6 REAL-TIME PULSE UNIT (RPU)

The real-time pulse unit (RPU) can measure pulse intervals and frequencies, and output programmable pulses (six channels of PWM control signals).

The RPU consists of five 16-bit timers (timers 0 through 4), of which one is provided with a 10 -bit dead time timer, which is ideal for inverter control. In addition, a function to turn off the output by the software or an external interrupt is also provided.

Each timer has the following features:

- Timer 0: Controls the PWM period of the TO00 through TO05 pins. In addition, operates as a general-purpose interval timer. Timer 0 has the following five operation modes:
- General-purpose interval timer mode
- PWM mode 0 (symmetrical triangular wave)
- PWM mode 0 (asymmetrical triangular wave)
- PWM mode 0 (saw-tooth wave)
- PWM mode 1
- Timer 1: Operates as a general-purpose interval timer.
- Timers 2, 3 : Has a programmable input sampling circuit that rejects the noise of an input signal, and a capture function.
- Timer 4 : Operates as a general-purpose timer or an up-down counter. When operating as a generalpurpose timer, controls the PWM cycle of the TO40 output pin. Timer 4 has the following two operation modes:
- General-purpose timer mode
- Up/down counter mode (UDC mode)

The RPU consists of the hardware shown in Table 3-2. Figures 3-4 through 3-12 show the block diagrams of the respective timers.

Table 3-2. Configuration of Real-Time Pulse Unit (RPU)

|  | Timer register | Register | Compare register coincidence interrupt | Capture trigger | Timer output | Timer clear |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Timer 0 | 16-bit timer (TM0) | 16-bit compare register (CMOO) <br> 16-bit compare register (CM01) <br> 16-bit compare register (CM02) <br> 16-bit compare register (CM03) | INTCM03 | - | 6 | INTCM03 |
| Timer 1 | 16-bit timer (TM1) | 16-bit compare register (CM10) | INTCM10 | - | - | INTCM10 |
| Timer 2 | 16-bit timer (TM2) | 16-bit capture/compare register (CC20) 16-bit capture register (CT20) | INTCC20 | INTP3 | - | INTCC20 |
| Timer 3 | 16-bit timer (TM3) | 16-bit capture/compare register (CC30) <br> 16-bit capture register (CT30) <br> 16-bit capture register (CT31) | INTCC30 | INTP0 <br> INTP1 <br> INTP4 | - | INTCC30 |
| Timer 4 | 16-bit timer (TM4) | 16-bit compare register (CM40) 16-bit compare register (CM41) | INTCM40 INTCM41 | - | 1 | TCLRUD INTCM40 |

Figure 3-4. Block Diagram of Timer 0 (PWM mode 0 ... symmetrical triangular wave, asymmetrical triangular wave)


Remark fcık: internal system clock

Figure 3-5. Block Diagram of Timer 0 (PWM mode 0 ... saw-tooth wave)


Remark fclk: internal system clock

Figure 3-6. Block Diagram of Timer 0 (PWM mode 1)


Remark fclk: internal system clock

Figure 3-7. Block Diagram of Timer 0 (general-purpose interval timer mode)


Figure 3-8. Block Diagram of Timer 1


Remark fclk: internal system clock

Figure 3-9. Block Diagram of Timer 2


Remark fclk: internal system clock
Figure 3-10. Block Diagram of Timer 3


Remark fclk: internal system clock

Figure 3-11. Block Diagram of Timer 4 (General-Purpose Timer Mode)


Remark fclk: internal system clock
Figure 3-12. Block Diagram of Timer 4 (UDC Mode)


Remark fclk: internal system clock

### 3.7 REAL-TIME OUTPUT PORT (RTP)

The real-time output port is a 4-bit port that can output the contents of the real-time output port register (RTP) in synchronization with the trigger signal from the real-time pulse unit (RPU). It can output synchronization pulses of multiple channels.

Also, PWM modulation can be applied to P00-P03.
Figure 3-13. Block Diagram of Real-Time Output Port


### 3.8 A/D CONVERTER

The $\mu$ PD78366A contains a high-speed, high-resolution 10-bit analog-to-digital (A/D) converter (conversion time $12.6 \mu \mathrm{~s}$ at an internal clock frequency of 16 MHz ). Successive approximation type is adopted. This converter is provided with eight analog input lines (ANIO-ANI7) and can perform various operations as the application requires, in select, scan, and mixed modes.

When A/D conversion ends, an internal interrupt (INTAD) occurs. This interrupt can start a macro service that executes automatic data transfer through hardware.

Figure 3-14. Block Diagram of A/D Converter


### 3.9 SERIAL INTERFACE

The $\mu$ PD78366A is provided with the following two independent serial interfaces:

- Asynchronous serial interface (UART) (with pin selection function)
- Clocked serial interface
- 3-line serial I/O mode
- Serial bus interface mode (SBI mode)

Since the $\mu$ PD78366A contains a baud rate generator (BRG), any serial transfer rate can be set regardless of the operating clock frequency. The baud rate generator is a block to generate the shift clock for the transmit/ receive serial interface, and is used commonly with the two channels of the serial interfaces.

The serial transfer rate can be selected in a range of 110 bps to 38.4 Kbps by the mode register.
Figure 3-15. Block Diagram of Asynchronous Serial Interface


Figure 3-16. Block Diagram of Clocked Serial Interface


Figure 3-17. Block Diagram of Baud Rate Generator


### 3.10 PWM UNIT

The $\mu$ PD78366A is provided with two lines that output 8-/9-/10-/12-bit resolution variable PWM signals. The PWM output can be used as a digital-to-analog conversion output by connecting an external lowpass filter, and ideal for controlling actuators such as motors.

An output of between 244 Hz and 62.5 kHz can be obtaind, depending on the combination of the count clock ( 62.5 ns to $1 \mu \mathrm{~s}$ ) and counter bit length ( $8,9,10$, or 12 ) (at an internal clock frequency of 16 MHz ).

Figure 3-18. Block Diagram of PWM Unit


Remark $\mathrm{n}=0,1$

### 3.11 WATCHDOG TIMER (WDT)

The watchdog timer is a free running timer equipped with a non-maskable interrupt function to prevent program hang-up or deadlock. When an error of the program is detected, the overflow interrupt (INTWDT) of the watchdog timer occurs and the watchdog timer output pin ( $\overline{\text { WDTO }}$ ) goes low. By connecting this output pin to the $\overline{\operatorname{RESET}}$ pin, any malfunctioning of the application system due to program error can be prevented.

Figure 3-19. Block Diagram of Watchdog Timer


## 4. INTERRUPT FUNCTIONS

### 4.1 OUTLINE

The $\mu$ PD78366A is provided with powerful interrupt functions that can process interrupt requests from the internal hardware peripherals and external sources. In addition, the following three interrupt processing modes are available. In addition, four levels of interrupt priority can be specified.

- Vectored interrupt processing
- Macro service
- Context switching

Table 4-1. Interrupt Sources

| Type | Note | Interrupt source |  | Source unit | Vector table address | Macro service | Context switching |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Name | Trigger |  |  |  |  |
| Nonmaskable | - | NMI | NMI pin input | External | 0002H | None | None |
|  | - | INTWDT | Watchdog timer | WDT | 0004H |  |  |
| Maskable | 0 | INTOV3 | Overflow of timer 3 | RPU | 0006H | Provided | Provided |
|  | 1 | INTP0/INTCC30 | INTP0 pin input/CC30 coincidence signal | External/RPU | 0008H |  |  |
|  | 2 | INTP1 | INTP1 pin input | External | 000AH |  |  |
|  | 3 | INTP2 | INTP2 pin input |  | 000 CH |  |  |
|  | 4 | INTP3/INTCC20 | INTP3 pin input/CC20 coincidence signal | External/RPU | 000EH |  |  |
|  | 5 | INTP4 | INTP4 pin input | External | 0010H |  |  |
|  | 6 | INTTM0 | Underflow of timer 0 | RPU | 0012H |  |  |
|  | 7 | INTCM03 | CM03 coincidence signal |  | 0014H |  |  |
|  | 8 | INTCM10 | CM10 coincidence signal |  | 0016H |  |  |
|  | 9 | INTCM40 | CM40 coincidence signal |  | 0018H |  |  |
|  | 10 | INTCM41 | CM41 coincidence signal |  | 001AH |  |  |
|  | 11 | INTSER | Receive error of UART | UART | 001 CH |  |  |
|  | 12 | INTSR | End of UART reception |  | 001EH |  |  |
|  | 13 | INTST | End of UART transfer |  | 0020H |  |  |
|  | 14 | INTCSI | End of CSI transfer/reception | CSI | 0022H |  |  |
|  | 15 | INTAD | End of $\mathrm{A} / \mathrm{D}$ conversion | A/D | 0024H |  |  |
| Software | - | BRK | BRK instruction | - | 003EH | None | None |
|  | - | BRKCS | BRKCS instruction | - | - |  | Provided |
| Exception | - | TRAP | Illegal op code trap | - | 003CH |  | None |
| Reset | - | RESET | Reset input | - | 0000H |  |  |

Note Default priority : Priority that takes precedence when two or more maskable interrupts occur at the same time. 0 is the highest priority, and 15 is the lowest.

### 4.2 MACRO SERVICE

The $\mu$ PD78366A has a total of five macro services. Each macro service is described below.

## (1) Counter mode: EVTCNT

- Operation
(a) Increments or decrements an 8-bit macro service counter (MSC).
(b) A vector interrupt request is generated when MSC reaches 0 .

- Application example: As event counter, or to measure number of times a value is captured
(2) Block transfer mode: BLKTRS
- Operation
(a) Transfers data block between a buffer and a SFR specified by SFR pointer (SFRP).
(b) The transfer source and destination can be in SFR or buffer area. The length of the transfer data can be specified to be byte or word.
(c) The number of times the data is to be transferred (block size) is specified by MSC.
(d) MSC is auto decremented by one each time the macro service has been executed.
(e) When MSC reaches 0 , a vector interrupt request is generated.



Internal bus

- Application example: To transfer/receive data through serial interface
(3) Block transfer mode (with memory pointer): BLKTRS-P
- Operation

This is the block transfer mode in (2) above with a memory pointer (MEMP). The appended buffer area of MEMP can be freely set on the memory space.

Remark Each time the macro service is executed, MEMP is auto incremented (by one for byte data transfer and by two for word data transfer).



Internal bus

- Application example: Same as (2)
(4) Data differential mode: DTADIF
- Operation
(a) Calculates the difference between the contents of SFR (current value) specified by SFRP and the contents of SFR saved to the last data buffer (LDB).
(b) Stores the result of the calculation in a predetermined buffer area.
(c) Stores the contents of the current value of the SFR in LDB.
(d) The number of times the data is to be transferred (block size) is specified by MSC. Each time the macro service is executed, MSC is auto decremented by one.
(e) When MSC reaches 0 , a vector interrupt request is generated.

Remark The differential calculation can be carried out only with 16 -bit SFRs.


- Application example : To measure cycle and pulse width by the capture register of the real-time pulse unit (RPU)
(5) Data differential mode (with memory pointer): DTADIF-P
- Operation

This is the data differential mode in (4) above with memory pointer (MEMP). By appending MEMP, the buffer area in which the differential data is to be stored can be set freely on the memory space.

Remarks 1. The differential calculation can be carried out only with 16 -bit SFRs.
2. The buffer is specified by the result of operation by MEMP and MSC ${ }^{\text {Notet }}$. MEMP is not updated after the data has been transferred.

Note MEMP - $($ MSC $\times 2)+2$



Differential calculation


Internal bus

- Application example: Same as (4)


### 4.3 CONTEXT SWITCHING

This function is to select a specific register bank through the hardware, and to branch execution to a vector address predetermined in the register bank. At the same time, it saves the present contents of the PC and PSW to the register bank when an interrupt occurs, or when the BRKCS instruction is executed.

### 4.3.1 Context Switching Function by Interrupt Request

When a context switching enable flag corresponding to each maskable interrupt request is set to 1 in the El (interrupt enable) status, the context switching function can be started.

The context switching operation by an interrupt request is performed as follows:
(1) When an interrupt request is generated, a register bank to which the context is to be switched is specified by the contents of the low-order 3 bits of the row address (even address) of the corresponding vector table.
(2) A predetermined vector address is transferred to the PC in the register bank to which the context is to be switched, and the contents of the PC and PSW immediately before the switching takes place are saved to the register bank.
(3) Execution branches to an address indicated by the contents of the PC newly set.

Figure 4-1. Operation of Context Switching


### 4.3.2 Context Switching Function by BRKCS Instruction

The context switching function can be started by the BRKCS instruction.
The operation of context switching by an interrupt request is as follows:
(1) An 8-bit register is specified by the operand of the BRKCS instruction, and the register bank to which the context is to be switched is specified by the contents of this register (only the low-order 3 bits of 8 bits are valid).
(2) The vector address predetermined in the register bank to which the context is to be switched is transferred to the PC, and at the same time, the contents of the PC and PSW immediately before the switching takes place are saved to the register bank.
(3) Execution branches to the contents of the PC newly set.

### 4.3.3 Restoration from Context Switching

To restore from the switched context, one of the following two instructions are used. Which instruction is to be executed is determined by the source that has started the context switching.

Table 4-2. Instructions to Restore from Context Switching

| Restore instruction | Context switching starting source |
| :---: | :---: |
| RETCS | Occurrence of interrupt |
| RETCSB | Execution of BRKCS instruction |

## 5. EXTERNAL DEVICE EXPANSION FUNCTION

The $\mu$ PD78366A can connect external devices (data memory, program memory, and peripheral devices) in addition to the internal ROM and RAM areas. To connect an external device, the address/data bus and read/ write strobe signals are controlled by using ports 4,5 , and 9 .

Table 5-1. Pin Function with External Device Connected

| Pin | Pin function with external device connected |  |
| :---: | :--- | :---: |
|  | Function | Name |
| P40-P47 | Multiplexed address/data bus | AD0-AD7 |
| P50-P57 | Address bus | A8-A15 |
| P90 | Read strobe | $\overline{\mathrm{RD}}$ |
| P91 | Write strobe | $\overline{\mathrm{WR}}$ |
| ASTB | Address strobe | ASTB |

## 6. STANDBY FUNCTIONS

The $\mu$ PD78366A is provided with standby functions to reduce the power consumption of the system. The standby functions can be effected in the following two modes:

- HALT mode ..... In this mode, the operating clock of the CPU is stopped. By using this mode in combination with an ordinary operation mode, the $\mu$ PD78366A operates intermittently to reduce the total power consumption of the system.
- STOP mode .... In this mode, the oscillator is stopped, and therefore the entire system is stopped. Therefore, power consumption can be minimized with only a leakage current flowing.

Each mode is set through software. Figure 6-1 shows the transition of the status in the standby modes (STOP and HALT modes).

Figure 6-1. Transition of Standby Status


## 7. RESET FUNCTION

When a low level is input to the $\overline{\text { RESET }}$ pin, the system is reset, and each hardware enters the initial status (reset status). When the $\overline{\text { RESET }}$ pin goes high, the reset status is released, and program execution is started. Initialize the contents of each register through program as necessary.

Especially, change the number of cycles of the programmable wait control register as necessary.
The $\overline{\operatorname{RESET}}$ pin is equipped with a noise rejecter circuit of analog delay to prevent malfunctioning due to noise.

Cautions 1. While the RESET pin is active (low level), all the pins go into a high-impedance state (except $\overline{\mathrm{WDTO}}, \mathrm{AV}$ ref, $A V_{d d}, A V_{s s}, \mathrm{~V}_{\mathrm{dd}}, \mathrm{V}_{\mathrm{ss}}, \mathrm{X} 1$, and X 2 pins).
2. When an external RAM is connected, do not connect a pull-up resistor to the P90/RD and $\mathrm{P91} / \overline{\mathrm{WR}}$ pins, because the $\mathrm{P} 90 / \overline{\mathrm{RD}}$ and $\mathrm{P91} / \overline{\mathrm{WR}}$ pins may go into a high-impedance state, resulting in destruction of the contents of the external RAM. In addition, signal contention occurs on the address/data bus, resulting in damage to the input/output circuit.

Figure 7-1. Accepting Reset Signal


To effect reset on when power is applied, make sure that sufficient time elapses to stabilize the oscillation after the power is applied until the reset signal is accepted, as shown in Figure 7-2.

Figure 7-2. Reset on Power Application


## 8. INSTRUCTION SET

Write an operand in the operand field of each instruction according to the description of the instruction (for details, refer to the Assembler Specifications). Some instructions have two or more operands. Select one of them. Uppercase characters, +, -, \#, \$, !, [, and ] are keywords and must be written as is.
Write an appropriate numeric value or label as immediate data. To write a label, be sure to write \#, \$, !, [, or ].

Table 8-1. Operand Representation and Description

| Representation | Description |
| :---: | :---: |
| $\begin{aligned} & \text { r } \\ & \text { r1 } \\ & \text { r2 } \end{aligned}$ | ```R0, R1, R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, R12, R13, R14, R15 R0, R1, R2, R3, R4, R5, R6, R7 C,B``` |
| rp <br> rp1 <br> rp2 | RP0, RP1, RP2, RP3, RP4, RP5, RP6, RP7 RP0, RP1, RP2, RP3, RP4, RP5, RP6, RP7 DE, HL, VP, UP |
| sfr sfrp | Special function register symbol (Refer to Table 2-1.) <br> Special function register symbol (register that can be manipulated in 16-bit units. Refer to Table 2-1.) |
| post | RP0, RP1, RP2, RP3, RP4, RP5/PSW, RP6, RP7 <br> (More than one symbol can be written. However, RP5 can be written only for PUSH and POP instructions, and PSW can be written only for PUSHU and POPU instructions.) |
| mem | [DE], [HL], [DE+], [HL+], [DE-], [HL-], [VP], [UP] ; register indirect mode $[D E+A],[H L+A],[D E+B],[H L+B],[V P+D E],[V P+H L]$; based indexed mode [DE + byte], [HL + byte], [VP + byte], [UP + byte], [SP + byte] ; based mode word[A], word[B], word[DE], word[HL] ; indexed mode |
| saddr saddrp | FE20H-FF1FH immediate data or label <br> FE20H-FF1EH immediate data (however, bit0 $=0$ ) or label (manipulated in 16-bit units) |
| \$ addr16 ! addr16 <br> addr11 <br> addr5 | 0000H-FDFFH immediate data or label; relative addressing <br> 0000H-FDFFH immediate data or label; immediate addressing <br> (However, up to FFFFH can be written for MOV instruction. Only FE00H-FEFFH can be written for MOVTBLW instruction.) <br> 800H-FFFH immediate data or label <br> $40 \mathrm{H}-7 \mathrm{EH}$ immediate data (however, bit0 $=0$ ) ${ }^{\text {Note }}$ or label |
| word <br> byte <br> bit <br> n | 16-bit immediate data or label <br> 8-bit immediate data or label <br> 3-bit immediate data or label <br> 3-bit immediate data (0-7) |

Note Do not access bit0 = 1 (odd address) in word units.

Remarks 1. rp and rp1 are the same in terms of register name that can be written but are different in code to be generated.
2. r, r1, rp, rp1, and post can be written in absolute name (R0-R15, RP0-RP7) and function name (X, A, C, B, E, D, L, H, AX, BC, DE, HL, VP, and UP).
3. Immediate addressing can address the entire space. Relative addressing can address only a range of -128 to +127 from the first address of the next instruction.

|  | Mnemonic | Operand | Byte | Operation | Flag |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | S | Z |  | P/V | CY |
|  | MOV | r1, \#byte | 2 | $\mathrm{r} 1 \leftarrow$ byte |  |  |  |  |  |
|  |  | saddr, \#byte | 3 | (saddr) $\leftarrow$ byte |  |  |  |  |  |
|  |  | sfrNote, \#byte | 3 | sfr $\leftarrow$ byte |  |  |  |  |  |
|  |  | r, r1 | 2 | $\mathrm{r} \leftarrow \mathrm{r} 1$ |  |  |  |  |  |
|  |  | A, r1 | 1 | $\mathrm{A} \leftarrow \mathrm{r} 1$ |  |  |  |  |  |
|  |  | A, saddr | 2 | $A \leftarrow$ (saddr) |  |  |  |  |  |
|  |  | saddr, A | 2 | (saddr) $\leftarrow \mathrm{A}$ |  |  |  |  |  |
|  |  | saddr, saddr | 3 | (saddr) $\leftarrow$ (saddr) |  |  |  |  |  |
|  |  | A, sfr | 2 | $\mathrm{A} \leftarrow \mathrm{sfr}$ |  |  |  |  |  |
|  |  | sfr, A | 2 | sfr $\leftarrow \mathrm{A}$ |  |  |  |  |  |
|  |  | A, mem | 1-4 | $A \leftarrow($ mem $)$ |  |  |  |  |  |
|  |  | mem, A | 1-4 | $($ mem $) \leftarrow A$ |  |  |  |  |  |
|  |  | A, [saddrp] | 2 | $A \leftarrow(($ saddrp $))$ |  |  |  |  |  |
|  |  | [saddrp], A | 2 | $(($ saddrp $)) \leftarrow \mathrm{A}$ |  |  |  |  |  |
|  |  | A, !addr16 | 4 | $\mathrm{A} \leftarrow($ addr 16$)$ |  |  |  |  |  |
|  |  | !addri16, A | 4 | (addr16) $\leftarrow \mathrm{A}$ |  |  |  |  |  |
|  |  | PSWL, \#byte | 3 | PSWL $\leftarrow$ byte | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ |
|  |  | PSWH, \#byte | 3 | $\mathrm{PSW}_{\mathrm{H}} \leftarrow$ byte |  |  |  |  |  |
|  |  | PSWL, A | 2 | PSW L $\leftarrow \mathrm{A}$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ |
|  |  | PSWH, A | 2 | $\mathrm{PSW}_{\mathrm{H}} \leftarrow \mathrm{A}$ |  |  |  |  |  |
|  |  | A, PSWL | 2 | $\mathrm{A} \leftarrow \mathrm{PSW} \mathrm{L}$ |  |  |  |  |  |
|  |  | A, PSWH | 2 | $\mathrm{A} \leftarrow \mathrm{PSW}_{\mathrm{H}}$ |  |  |  |  |  |
|  | XCH | A, r1 | 1 | $\mathrm{A} \leftrightarrow \mathrm{r} 1$ |  |  |  |  |  |
|  |  | r, r1 | 2 | $\mathrm{r} \leftrightarrow \mathrm{r} 1$ |  |  |  |  |  |
|  |  | A, mem | 2-4 | $\mathrm{A} \leftrightarrow$ (mem) |  |  |  |  |  |
|  |  | A, saddr | 2 | $\mathrm{A} \leftrightarrow$ (saddr) |  |  |  |  |  |
|  |  | A, sfr | 3 | $A \leftrightarrow s f r$ |  |  |  |  |  |
|  |  | A, [saddrp] | 2 | $\mathrm{A} \leftrightarrow($ (saddrp) $)$ |  |  |  |  |  |
|  |  | saddr, saddr | 3 | (saddr) $\leftrightarrow$ (saddr) |  |  |  |  |  |

Note When STBC or WDM is written as sfr, this instruction is treated as a dedicated instruction whose number of bytes is different from that of this instruction.

Remark For symbols in flag, refer to the table below.

| Symbol | Remarks |
| :---: | :--- |
| (Blank) | No change |
| 0 | Cleared to 0 |
| 1 | Set to 1 |
| $\times$ | Set/cleared according to result |
| P | P/V flag functions as parity flag |
| V | P/V flag operates as overflow flag |
| R | Value previously saved is restored |


|  | Mnemonic | Operand | Byte | Operation | Flag |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | S | Z |  |  | CY |
|  | MOVW | rp1, \#word | 3 | rp1 $\leftarrow$ word |  |  |  |  |  |
|  |  | saddrp, \#word | 4 | (saddrp) $\leftarrow$ word |  |  |  |  |  |
|  |  | sfrp, \#word | 4 | sfrp $\leftarrow$ word |  |  |  |  |  |
|  |  | rp, rp1 | 2 | $\mathrm{rp} \leftarrow \mathrm{rp1}$ |  |  |  |  |  |
|  |  | AX, saddrp | 2 | $\mathrm{AX} \leftarrow$ (saddrp) |  |  |  |  |  |
|  |  | saddrp, AX | 2 | (saddrp) $\leftarrow \mathrm{AX}$ |  |  |  |  |  |
|  |  | saddrp, saddrp | 3 | (saddrp) $\leftarrow$ ( saddrp) |  |  |  |  |  |
|  |  | AX, sfrp | 2 | AX $\leftarrow$ sfrp |  |  |  |  |  |
|  |  | sfrp, AX | 2 | sfrp $\leftarrow \mathrm{AX}$ |  |  |  |  |  |
|  |  | rp1, !addr16 | 4 | rp1 $\leftarrow$ ( addr16) |  |  |  |  |  |
|  |  | !addr16, rp1 | 4 | (addr16) $\leftarrow \mathrm{rp1}$ |  |  |  |  |  |
|  |  | AX, mem | 2-4 | $A X \leftarrow$ (mem) |  |  |  |  |  |
|  |  | mem, AX | 2-4 | $(\mathrm{mem}) \leftarrow \mathrm{AX}$ |  |  |  |  |  |
|  | XCHW | AX, saddrp | 2 | $A X \leftrightarrow$ (saddrp) |  |  |  |  |  |
|  |  | AX, sfrp | 3 | AX $\leftrightarrow$ sfrp |  |  |  |  |  |
|  |  | saddrp, saddrp | 3 | (saddrp) $\leftrightarrow$ (saddrp) |  |  |  |  |  |
|  |  | rp, rp1 | 2 | $\mathrm{rp} \leftrightarrow \mathrm{rp1}$ |  |  |  |  |  |
|  |  | AX, mem | 2-4 | $A X \leftrightarrow$ (mem) |  |  |  |  |  |
|  | ADD | A, \#byte | 2 | A, CY $\leftarrow \mathrm{A}+$ byte | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  |  | saddr, \#byte | 3 | (saddr), CY $\leftarrow$ (saddr) + byte | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  |  | sfr, \#byte | 4 | sfr, $\mathrm{CY} \leftarrow \mathrm{sfr}+$ byte | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  |  | r, r1 | 2 | $r, C Y \leftarrow r+r 1$ | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  |  | A, saddr | 2 | A, CY $\leftarrow \mathrm{A}+$ (saddr) | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  |  | A, sfr | 3 | $\mathrm{A}, \mathrm{CY} \leftarrow \mathrm{A}+\mathrm{sfr}$ | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  |  | saddr, saddr | 3 | (saddr), CY $\leftarrow$ (saddr) + (saddr) | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  |  | A, mem | 2-4 | $A, C Y \leftarrow A+$ (mem) | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  |  | mem, A | 2-4 | (mem) , $\mathrm{CY} \leftarrow$ (mem) +A | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  | ADDC | A, \#byte | 2 | A, CY $\leftarrow$ A + byte + CY | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  |  | saddr, \#byte | 3 | (saddr), CY $\leftarrow$ (saddr) + byte + CY | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  |  | sfr, \#byte | 4 | sfr, $\mathrm{CY} \leftarrow \mathrm{sfr}+$ byte +CY | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  |  | r, r1 | 2 | $r, C Y \leftarrow r+r 1+C Y$ | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  |  | A, saddr | 2 | $A, C Y \leftarrow A+$ (saddr) + CY | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  |  | A, sfr | 3 | $A, C Y \leftarrow A+s f r+C Y$ | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  |  | saddr, saddr | 3 | (saddr), $\mathrm{CY} \leftarrow$ (saddr) + (saddr) +CY | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  |  | A, mem | 2-4 | $A, C Y \leftarrow A+($ mem $)+C Y$ | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  |  | mem, A | 2-4 | (mem), $C Y \leftarrow($ mem $)+A+C Y$ | $\times$ | $\times$ | $\times$ | V | $\times$ |


|  | Mnemonic | Operand |  | Operation | Flag |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | S | Z | AC |  | CY |
|  | SUB | A, \#byte | 2 | A, CY $\leftarrow$ A - byte | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  |  | saddr, \#byte | 3 | (saddr), CY $\leftarrow$ (saddr) - byte | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  |  | sfr, \#byte | 4 | sfr, $\mathrm{CY} \leftarrow \mathrm{sfr}$ - byte | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  |  | r, r1 | 2 | $r, C Y \leftarrow r-r 1$ | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  |  | A, saddr | 2 | A, CY $\leftarrow$ A - (saddr) | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  |  | A, sfr | 3 | A, CY $\leftarrow A-s f r$ | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  |  | saddr, saddr | 3 | (saddr), CY $\leftarrow$ (saddr) - (saddr) | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  |  | A, mem | 2-4 | $A, C Y \leftarrow A-(\mathrm{mem})$ | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  |  | mem, A | 2-4 | (mem) , CY $\leftarrow$ (mem) - A | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  | SUBC | A, \#byte | 2 | A, CY $\leftarrow$ A - byte - CY | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  |  | saddr, \#byte | 3 | (saddr), CY $\leftarrow$ (saddr) - byte - CY | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  |  | sfr, \#byte | 4 | sfr, CY $\leftarrow$ sfr - byte - CY | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  |  | r, r1 | 2 | $r, C Y \leftarrow r-r 1-C Y$ | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  |  | A, saddr | 2 | $\mathrm{A}, \mathrm{CY} \leftarrow \mathrm{A}-$ (saddr) - CY | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  |  | A, sfr | 3 | $A, C Y \leftarrow A-s f r-C Y$ | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  |  | saddr, saddr | 3 | (saddr), $\mathrm{CY} \leftarrow$ (saddr) - (saddr) - CY | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  |  | A, mem | 2-4 | $A, C Y \leftarrow A-($ mem $)-C Y$ | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  |  | mem, A | 2-4 | (mem), CY $\leftarrow$ (mem) - A - CY | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  | AND | A, \#byte | 2 | $\mathrm{A} \leftarrow \mathrm{A} \wedge$ byte | $\times$ | $\times$ |  | P |  |
|  |  | saddr, \#byte | 3 | (saddr) $\leftarrow$ (saddr) $\wedge$ byte | $\times$ | $\times$ |  | P |  |
|  |  | sfr, \#byte | 4 | sfr $\leftarrow \operatorname{sfr} \wedge$ byte | $\times$ | $\times$ |  | P |  |
|  |  | r, r1 | 2 | $r \leftarrow r \wedge r 1$ | $\times$ | $\times$ |  | P |  |
|  |  | A, saddr | 2 | $\mathrm{A} \leftarrow \mathrm{A} \wedge$ (saddr) | $\times$ | $\times$ |  | P |  |
|  |  | A, sfr | 3 | $A \leftarrow A \wedge s f r$ | $\times$ | $\times$ |  | P |  |
|  |  | saddr, saddr | 3 | (saddr) $\leftarrow$ (saddr) $\wedge$ ( saddr) | $\times$ | $\times$ |  | P |  |
|  |  | A, mem | 2-4 | $A \leftarrow A \wedge$ (mem) | $\times$ | $\times$ |  | P |  |
|  |  | mem, A | 2-4 | $($ mem $) \leftarrow($ mem $) \wedge A$ | $\times$ | $\times$ |  | P |  |


|  | Mnemonic | Operand |  | Operation | Flag |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | S | Z |  | P/V | CY |
|  | OR | A, \#byte | 2 | $A \leftarrow A \vee$ byte | $\times$ | $\times$ |  | P |  |
|  |  | saddr, \#byte | 3 | (saddr) $\leftarrow$ (saddr) $\vee$ byte | $\times$ | $\times$ |  | P |  |
|  |  | sfr, \#byte | 4 | sfr $\leftarrow \mathrm{sfr} \vee$ byte | $\times$ | $\times$ |  | P |  |
|  |  | r, r1 | 2 | $r, \leftarrow r \vee r 1$ | $\times$ | $\times$ |  | P |  |
|  |  | A, saddr | 2 | $A \leftarrow A \vee$ (saddr) | $\times$ | $\times$ |  | P |  |
|  |  | A, sfr | 3 | $A \leftarrow A \vee s f r$ | $\times$ | $\times$ |  | P |  |
|  |  | saddr, saddr | 3 | (saddr) $\leftarrow$ (saddr) $\vee$ (saddr) | $\times$ | $\times$ |  | P |  |
|  |  | A, mem | 2-4 | $A \leftarrow A \vee($ mem $)$ | $\times$ | $\times$ |  | P |  |
|  |  | mem, A | 2-4 | $($ mem $) \leftarrow($ mem $) / A$ | $\times$ | $\times$ |  | P |  |
|  | XOR | A, \#byte | 2 | $A \leftarrow A *$ byte | $\times$ | $\times$ |  | P |  |
|  |  | saddr, \#byte | 3 | (saddr) $\leftarrow$ ( saddr) $\forall$ byte | $\times$ | $\times$ |  | P |  |
|  |  | sfr, \#byte | 4 | $\mathrm{sfr} \leftarrow \mathrm{sfr} *$ byte | $\times$ | $\times$ |  | P |  |
|  |  | r, r1 | 2 | $r \leftarrow r * r 1$ | $\times$ | $\times$ |  | P |  |
|  |  | A, saddr | 2 | $A \leftarrow A \forall$ (saddr) | $\times$ | $\times$ |  | P |  |
|  |  | A, sfr | 3 | $A \leftarrow A \forall s f r$ | $\times$ | $\times$ |  | P |  |
|  |  | saddr, saddr | 3 | (saddr) $\leftarrow$ (saddr) $\forall$ ( saddr) | $\times$ | $\times$ |  | P |  |
|  |  | A, mem | 2-4 | $A \leftarrow A \forall$ (mem) | $\times$ | $\times$ |  | P |  |
|  |  | mem, A | 2-4 | $($ mem $) \leftarrow(\mathrm{mem}) \forall A$ | $\times$ | $\times$ |  | P |  |
|  | CMP | A, \#byte | 2 | A - byte | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  |  | saddr, \#byte | 3 | (saddr) - byte | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  |  | sfr, \#byte | 4 | sfr - byte | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  |  | r, r1 | 2 | $r-r 1$ | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  |  | A, saddr | 2 | A - (saddr) | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  |  | A, sfr | 3 | A - sfr | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  |  | saddr, saddr | 3 | (saddr) - (saddr) | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  |  | A, mem | 2-4 | A - (mem) | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  |  | mem, A | 2-4 | (mem) - A | $\times$ | $\times$ | $\times$ | V | $\times$ |




Remarks 1. $n$ of the shift rotate instruction indicates the number of times the shift rotate instruction is executed.
2. The address of the table shift instruction ranges from FEOOH to FEFFH.

|  | Mnemonic | Operand | Byte | Operation | Flag |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | S | Z |  | P/V CY |
|  | MOV1 | CY, saddr.bit | 3 | CY $\leftarrow$ (saddr.bit) |  |  |  | $\times$ |
|  |  | CY, sfr.bit | 3 | CY $\leftarrow$ sfr.bit |  |  |  | $\times$ |
|  |  | CY, A.bit | 2 | $C Y \leftarrow$ A.bit |  |  |  | $\times$ |
|  |  | CY, X.bit | 2 | CY $\leftarrow$ X. bit |  |  |  | $\times$ |
|  |  | CY, PSWH.bit | 2 | CY $\leftarrow$ PSWH.bit |  |  |  | $\times$ |
|  |  | CY, PSWL.bit | 2 | CY $\leftarrow$ PSWL.bit |  |  |  | $\times$ |
|  |  | saddr.bit, CY | 3 | (saddr.bit) $\leftarrow C \mathrm{CY}$ |  |  |  |  |
|  |  | sfr.bit, CY | 3 | sfr.bit $\leftarrow C Y$ |  |  |  |  |
|  |  | A.bit, CY | 2 | A.bit $\leftarrow C Y$ |  |  |  |  |
|  |  | X.bit, CY | 2 | X.bit $\leftarrow C Y$ |  |  |  |  |
|  |  | PSWH.bit, CY | 2 | PSWH.bit $\leftarrow$ CY |  |  |  |  |
|  |  | PSWL.bit, CY | 2 | PSWL.bit $\leftarrow C Y$ | $\times$ | $\times$ | $\times$ | $\times$ |
|  | AND1 | CY, saddr.bit | 3 | $C Y \leftarrow C Y \wedge$ (saddr.bit) |  |  |  | $\times$ |
|  |  | CY, /saddr.bit | 3 | $\mathrm{CY} \leftarrow \mathrm{CY} \wedge(\overline{\text { saddr.bit }})$ |  |  |  | $\times$ |
|  |  | CY, sfr.bit | 3 | $C Y \leftarrow C Y \wedge$ sfr.bit |  |  |  | $\times$ |
|  |  | CY, /sfr.bit | 3 | $C Y \leftarrow C Y \wedge \overline{\text { sfr.bit }}$ |  |  |  | $\times$ |
|  |  | CY, A.bit | 2 | $C Y \leftarrow C Y \wedge$ A.bit |  |  |  | $\times$ |
|  |  | CY, /A.bit | 2 | $C Y \leftarrow C Y \wedge \overline{\text { A.bit }}$ |  |  |  | $\times$ |
|  |  | CY, X.bit | 2 | $C Y \leftarrow C Y \wedge X$.bit |  |  |  | $\times$ |
|  |  | CY, /X.bit | 2 | $C Y \leftarrow C Y \wedge \overline{X . b i t}$ |  |  |  | $\times$ |
|  |  | CY, PSWH.bit | 2 | CY $\leftarrow C Y \wedge \mathrm{PSW}_{\text {H. }}$ bit |  |  |  | $\times$ |
|  |  | CY, /PSWH.bit | 2 | CY $\leftarrow$ CY^ $\overline{\text { PSWh.bit }}$ |  |  |  | $\times$ |
|  |  | CY, PSWL.bit | 2 | $C Y \leftarrow C Y \wedge$ PSWL.bit |  |  |  | $\times$ |
|  |  | CY, /PSWL.bit | 2 | $C Y \leftarrow C Y \wedge \overline{\text { PSWL.bit }}$ |  |  |  | $\times$ |
|  | OR1 | CY, saddr.bit | 3 | $C Y \leftarrow C Y \vee$ (saddr.bit) |  |  |  | $\times$ |
|  |  | CY, /saddr.bit | 3 | $\mathrm{CY} \leftarrow \mathrm{CY} \vee$ ( $\overline{\text { saddr.bit }})$ |  |  |  | $\times$ |
|  |  | CY, sfr.bit | 3 | $C Y \leftarrow C Y \vee$ sfr.bit |  |  |  | $\times$ |
|  |  | CY, /sfr.bit | 3 | $C Y \leftarrow C Y \vee \overline{\text { sfr.bit }}$ |  |  |  | $\times$ |
|  |  | CY, A.bit | 2 | $C Y \leftarrow C Y \vee$ A.bit |  |  |  | $\times$ |
|  |  | CY, /A.bit | 2 | $\mathrm{CY} \leftarrow \mathrm{CY} \vee \overline{\text { A.bit }}$ |  |  |  | $\times$ |
|  |  | CY, X.bit | 2 | $C Y \leftarrow C Y \vee X$. bit |  |  |  | $\times$ |
|  |  | CY, /X.bit | 2 | $C Y \leftarrow C Y \vee \overline{X . b i t}$ |  |  |  | $\times$ |
|  |  | CY, PSWH.bit | 2 | CY $\leftarrow$ CY $\vee$ PSWh.bit |  |  |  | $\times$ |
|  |  | CY, /PSWH.bit | 2 | CY $\leftarrow$ CY $\vee \overline{\text { PSW }}$ н.bit |  |  |  | $\times$ |
|  |  | CY, PSWL.bit | 2 | $C Y \leftarrow C Y \vee$ PSWL.bit |  |  |  | $\times$ |
|  |  | CY, /PSWL.bit | 2 | $\mathrm{CY} \leftarrow \mathrm{CY} \vee \overline{\text { PSWL.bit }}$ |  |  |  | $\times$ |


|  | Mnemonic | Operand | Byte | Operation | Flag |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | S | Z |  | P/V | CY |
|  | XOR1 | CY, saddr.bit | 3 | $\mathrm{CY} \leftarrow \mathrm{CY} *$ (saddr.bit) |  |  |  |  | $\times$ |
|  |  | CY, sfr.bit | 3 | $C Y \leftarrow C Y *$ sfr.bit |  |  |  |  | $\times$ |
|  |  | CY, A.bit | 2 | $\mathrm{CY} \leftarrow \mathrm{CY} \forall$ A.bit |  |  |  |  | $\times$ |
|  |  | CY, X.bit | 2 | $C Y \leftarrow C Y \forall X$. bit |  |  |  |  | $\times$ |
|  |  | CY, PSWH.bit | 2 | $\mathrm{CY} \leftarrow \mathrm{CY} \forall \mathrm{PSW}$. bit |  |  |  |  | $\times$ |
|  |  | CY, PSWL.bit | 2 | $\mathrm{CY} \leftarrow \mathrm{CY} \forall$ PSWL.bit |  |  |  |  | $\times$ |
|  |  | saddr.bit | 2 | (saddr.bit) $\leftarrow 1$ |  |  |  |  |  |
|  |  | sfr.bit | 3 | sfr.bit $\leftarrow 1$ |  |  |  |  |  |
|  |  | A.bit | 2 | A.bit $\leftarrow 1$ |  |  |  |  |  |
|  |  | X.bit | 2 | X.bit $\leftarrow 1$ |  |  |  |  |  |
|  |  | PSWH.bit | 2 | PSW ${ }_{\text {H.bit }} \leftarrow 1$ |  |  |  |  |  |
|  |  | PSWL.bit | 2 | PSWL.bit $\leftarrow 1$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ |
|  |  | saddr.bit | 2 | (saddr.bit) $\leftarrow 0$ |  |  |  |  |  |
|  |  | sfr.bit | 3 | sfr.bit $\leftarrow 0$ |  |  |  |  |  |
|  | CLR1 | A.bit | 2 | A.bit $\leftarrow 0$ |  |  |  |  |  |
|  |  | X.bit | 2 | X.bit $\leftarrow 0$ |  |  |  |  |  |
|  |  | PSWH.bit | 2 | PSW H.bit $_{\leftarrow} \leftarrow 0$ |  |  |  |  |  |
|  |  | PSWL.bit | 2 | PSWL.bit $\leftarrow 0$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ |
|  |  | saddr.bit | 3 | (saddr.bit) $\leftarrow$ (saddr.bit) |  |  |  |  |  |
|  |  | sfr.bit | 3 | sfr.bit $\leftarrow \overline{\text { sfr.bit }}$ |  |  |  |  |  |
|  |  | A.bit | 2 | A.bit $\leftarrow \overline{\text { A.bit }}$ |  |  |  |  |  |
|  | NOT1 | X.bit | 2 | X.bit $\leftarrow \overline{\text { X.bit }}$ |  |  |  |  |  |
|  |  | PSWH.bit | 2 | PSWH.bit $\leftarrow \overline{\text { PSWH.bit }}$ |  |  |  |  |  |
|  |  | PSWL.bit | 2 | PSWL.bit $\leftarrow \overline{\text { PSWL.bit }}$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ |
|  | SET1 | CY | 1 | $\mathrm{CY} \leftarrow 1$ |  |  |  |  | 1 |
|  | CLR1 | CY | 1 | $\mathrm{CY} \leftarrow 0$ |  |  |  |  | 0 |
|  | NOT1 | CY | 1 | $\mathrm{CY} \leftarrow \overline{\mathrm{CY}}$ |  |  |  |  | $\times$ |


|  | Mnemonic | Operand | Byte | Operation | Flag |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | S | Z | AC | P/V | CY |
| ᄃ気©© | CALL | !addr16 | 3 | $\begin{aligned} & (\mathrm{SP}-1) \leftarrow(\mathrm{PC}+3) \mathrm{H},(\mathrm{SP}-2) \leftarrow(\mathrm{PC}+3)\llcorner, \\ & \mathrm{PC} \leftarrow \text { addr16, } \mathrm{SP} \leftarrow \mathrm{SP}-2 \end{aligned}$ |  |  |  |  |  |
|  | CALLF | !addr11 | 2 | $\begin{aligned} & (\mathrm{SP}-1) \leftarrow(\mathrm{PC}+2) \mathrm{H},(\mathrm{SP}-2) \leftarrow(\mathrm{PC}+2)\llcorner, \\ & \mathrm{PC}_{15-11} \leftarrow 00001, \mathrm{PC}_{10-0} \leftarrow \text { addr11 }, \mathrm{SP} \leftarrow \mathrm{SP}-2 \end{aligned}$ |  |  |  |  |  |
|  | CALLT | [addr5] | 1 | $\begin{aligned} & (S P-1) \leftarrow(P C+1) н,(S P-2) \leftarrow(P C+1)\llcorner, \\ & P C H \leftarrow(T P F, 00000000, \text { addr5 + 1), } \\ & P C L \leftarrow(T P F, 00000000, \text { addr5 }), S P \leftarrow S P-2 \end{aligned}$ |  |  |  |  |  |
|  | CALL | rp1 | 2 | $\begin{aligned} & (S P-1) \leftarrow(P C+2) н,(S P-2) \leftarrow(P C+2)\llcorner, \\ & P C H \leftarrow r p 1 н, P C L \leftarrow r p 1 L, S P \leftarrow S P-2 \end{aligned}$ |  |  |  |  |  |
|  |  | [rp1] | 2 | $\begin{aligned} & (\mathrm{SP}-1) \leftarrow(\mathrm{PC}+2) \mathrm{H},(\mathrm{SP}-2) \leftarrow(\mathrm{PC}+2)\llcorner, \\ & \mathrm{PC}+\leftarrow(\mathrm{rp1}+1), \mathrm{PCL} \leftarrow(\mathrm{rp} 1), \mathrm{SP} \leftarrow \mathrm{SP}-2 \end{aligned}$ |  |  |  |  |  |
|  | BRK |  | 1 | $\begin{aligned} & (\mathrm{SP}-1) \leftarrow \mathrm{PSW},(\mathrm{SP}-2) \leftarrow \mathrm{PSWL} \\ & (\mathrm{SP}-3) \leftarrow(\mathrm{PC}+1) \mathrm{H},(\mathrm{SP}-4) \leftarrow(\mathrm{PC}+1) \mathrm{L}, \\ & \mathrm{PCL} \leftarrow(003 \mathrm{EH}), \mathrm{PCH} \leftarrow(003 \mathrm{FH}), \\ & \mathrm{SP} \leftarrow \mathrm{SP}-4, \mathrm{IE} \leftarrow 0 \end{aligned}$ |  |  |  |  |  |
|  | RET |  | 1 | $\mathrm{PCL} \leftarrow(\mathrm{SP}), \mathrm{PCH} \leftarrow(\mathrm{SP}+1), \mathrm{SP} \leftarrow \mathrm{SP}+2$ |  |  |  |  |  |
|  | RETB |  | 1 | $\begin{aligned} & \mathrm{PCL} \leftarrow(\mathrm{SP}), \mathrm{PCH} \leftarrow(\mathrm{SP}+1) \\ & \mathrm{PSW} \leftarrow(\mathrm{SP}+2), \mathrm{PSW}+\mathrm{S} \leftarrow(\mathrm{SP}+3) \\ & \mathrm{SP} \leftarrow \mathrm{SP}+4 \end{aligned}$ | R | R | R | R | R |
|  | RETI |  | 1 | $\begin{aligned} & \mathrm{PCL} \leftarrow(\mathrm{SP}), \mathrm{PCH} \leftarrow(\mathrm{SP}+1) \\ & \mathrm{PSW} \leftarrow(\mathrm{SP}+2), \mathrm{PSW}+(\mathrm{SP}+3) \\ & \mathrm{SP} \leftarrow \mathrm{SP}+4 \end{aligned}$ | R | R | R | R | R |
|  | PUSH | sfrp | 3 | $\begin{aligned} & (S P-1) \leftarrow \mathrm{sfrH} \\ & (S P-2) \leftarrow \operatorname{sfrL} \\ & S P \leftarrow S P-2 \end{aligned}$ |  |  |  |  |  |
|  |  | post | 2 | $\begin{aligned} & \{(S P-1) \leftarrow \text { posth, }(S P-2) \leftarrow \text { postL, } S P \leftarrow S P \\ & -2\} \times n \text { times } \end{aligned}$ |  |  |  |  |  |
|  |  | PSW | 1 | $(\mathrm{SP}-1) \leftarrow \mathrm{PSW}$ H, $(\mathrm{SP}-2) \leftarrow \mathrm{PSW}$ L, SP $\leftarrow \mathrm{SP}-2$ |  |  |  |  |  |
|  | PUSHU | post | 2 | $\{(U P-1) \leftarrow$ postн, $(U P-2) \leftarrow$ postı, UP $\leftarrow$ UP $-2\} \times n$ times |  |  |  |  |  |
|  | POP | sfrp | 3 | $\begin{aligned} & \operatorname{sfrL} \leftarrow(S P) \\ & \operatorname{sfr} \leftarrow \leftarrow(S P+1) \\ & \mathrm{SP} \leftarrow \mathrm{SP}+2 \end{aligned}$ |  |  |  |  |  |
|  |  | post | 2 | $\begin{aligned} & \text { \{post }\llcorner\leftarrow(\mathrm{SP}), \text { posth } \leftarrow(\mathrm{SP}+1), \mathrm{SP} \leftarrow \mathrm{SP}+2\} \\ & \times \mathrm{n} \text { times } \end{aligned}$ |  |  |  |  |  |
|  |  | PSW | 1 | $\mathrm{PSW}\left\llcorner\leftarrow(\mathrm{SP}), \mathrm{PSW}_{\mathrm{H}} \leftarrow(\mathrm{SP}+1), \mathrm{SP} \leftarrow \mathrm{SP}+2\right.$ | R | R | R | R | R |
|  | POPU | post | 2 | $\begin{aligned} & \{\text { postı } \leftarrow(U P) \text {, posth } \leftarrow(U P+1), \mathrm{UP} \leftarrow \mathrm{UP}+2\} \\ & \times \mathrm{n} \text { times } \end{aligned}$ |  |  |  |  |  |
|  | MOVW | SP, \#word | 4 | $\mathrm{SP} \leftarrow$ word |  |  |  |  |  |
|  |  | SP, AX | 2 | $\mathrm{SP} \leftarrow \mathrm{AX}$ |  |  |  |  |  |
|  |  | AX, SP | 2 | $A X \leftarrow S P$ |  |  |  |  |  |
|  | INCW | SP | 2 | $\mathrm{SP} \leftarrow \mathrm{SP}+1$ |  |  |  |  |  |
|  | DECW | SP | 2 | $\mathrm{SP} \leftarrow \mathrm{SP}-1$ |  |  |  |  |  |

Remark n of the stack manipulation instruction is the number of registers written as post.

|  | Mnemonic | Operand | Byte | Operation | Flag |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | S | Z | AC P/V CY |
| $\begin{aligned} & \overline{\bar{x}} \\ & \text { D } \\ & \text { © } \end{aligned}$ | CHKL | sfr | 3 | (pin level) $\forall$ (signal level before output buffer) | $\times$ | $\times$ | P |
|  | CHKLA | sfr | 3 | $A \leftarrow($ pin level $) *$ (signal level before output buffer) | $\times$ | $\times$ | P |
|  | BR | !addr16 | 3 | $\mathrm{PC} \leftarrow$ addr 16 |  |  |  |
|  |  | rp1 | 2 | $\mathrm{PC}_{\mathrm{H}} \leftarrow \mathrm{rp} 1 \mathrm{H}, \mathrm{PCL}_{\mathrm{L}} \leftarrow \mathrm{rp1L}$ |  |  |  |
|  |  | [rp1] | 2 | PCH $\leftarrow(\mathrm{rp1}+1), \mathrm{PCL} \leftarrow(\mathrm{rp1})$ |  |  |  |
|  |  | \$addr16 | 2 | $\mathrm{PC} \leftarrow \mathrm{PC}+2+$ jdisp8 |  |  |  |
|  | BC | \$addr16 | 2 | $\mathrm{PC} \leftarrow \mathrm{PC}+2+$ jdisp8 if $\mathrm{CY}=1$ |  |  |  |
|  | BNC | \$addr16 | 2 | $\mathrm{PC} \leftarrow \mathrm{PC}+2+$ jdisp8 if $\mathrm{CY}=0$ |  |  |  |
|  | BZ | \$addr16 | 2 | $\mathrm{PC} \leftarrow \mathrm{PC}+2+$ jdisp8 if $\mathrm{Z}=1$ |  |  |  |
|  | BNZ | \$addr16 | 2 | $\mathrm{PC} \leftarrow \mathrm{PC}+2+$ jdisp8 if $\mathrm{Z}=0$ |  |  |  |
|  | BV | \$addr16 | 2 | $\mathrm{PC} \leftarrow \mathrm{PC}+2+\mathrm{jdisp} 8$ if $\mathrm{P} / \mathrm{V}=1$ |  |  |  |
|  | BNV | \$addr16 | 2 | $\mathrm{PC} \leftarrow \mathrm{PC}+2+$ jdisp8 if $\mathrm{P} / \mathrm{V}=0$ |  |  |  |
|  | BN | \$addr16 | 2 | $\mathrm{PC} \leftarrow \mathrm{PC}+2+$ jdisp8 if $\mathrm{S}=1$ |  |  |  |
|  | BP | \$addr16 | 2 | $\mathrm{PC} \leftarrow \mathrm{PC}+2+$ jdisp8 if $\mathrm{S}=0$ |  |  |  |
|  | BGT | \$addr16 | 3 | $\mathrm{PC} \leftarrow \mathrm{PC}+3+$ jdisp8 if $(\mathrm{P} / \mathrm{V} * \mathrm{~S}) / \mathrm{Z}=0$ |  |  |  |
|  | BGE | \$addr16 | 3 | $\mathrm{PC} \leftarrow \mathrm{PC}+3+$ jdisp8 if $\mathrm{P} / \mathrm{V} \forall \mathrm{S}=0$ |  |  |  |
|  | BLT | \$addr16 | 3 | $\mathrm{PC} \leftarrow \mathrm{PC}+3+$ jdisp8 if $\mathrm{P} / \mathrm{V} \forall \mathrm{S}=1$ |  |  |  |
|  | BLE | \$addr16 | 3 | $\mathrm{PC} \leftarrow \mathrm{PC}+3+$ jdisp8 if $(\mathrm{P} / \mathrm{V} * \mathrm{~S}) / \mathrm{Z}=1$ |  |  |  |
|  | BH | \$addr16 | 3 | $\mathrm{PC} \leftarrow \mathrm{PC}+3+$ jdisp8 if $\mathrm{Z} \vee \mathrm{CY}=0$ |  |  |  |
|  | BNH | \$addr16 | 3 | $\mathrm{PC} \leftarrow \mathrm{PC}+3+$ jdisp8 if $Z \vee C Y=1$ |  |  |  |
|  | BT | saddr.bit, \$addr16 | 3 | $\mathrm{PC} \leftarrow \mathrm{PC}+3+$ jdisp8 if (saddr.bit) $=1$ |  |  |  |
|  |  | sfr.bit, \$addr16 | 4 | $\mathrm{PC} \leftarrow \mathrm{PC}+4+$ jdisp8 if sfr.bit $=1$ |  |  |  |
|  |  | A.bit, \$addr16 | 3 | $\mathrm{PC} \leftarrow \mathrm{PC}+3+$ jdisp8 if A.bit $=1$ |  |  |  |
|  |  | X.bit, \$addr16 | 3 | $\mathrm{PC} \leftarrow \mathrm{PC}+3+$ jdisp8 if X . bit $=1$ |  |  |  |
|  |  | PSWH.bit, \$addr16 | 3 | $\mathrm{PC} \leftarrow \mathrm{PC}+3+$ jdisp8 if PSW н . bit $=1$ |  |  |  |
|  |  | PSWL.bit, \$addr16 | 3 | $\mathrm{PC} \leftarrow \mathrm{PC}+3+$ jdisp8 if PSWL. bit $=1$ |  |  |  |
|  | BF | saddr.bit, \$addr16 | 4 | $\mathrm{PC} \leftarrow \mathrm{PC}+4+$ jdisp8 if (saddr.bit) $=0$ |  |  |  |
|  |  | sfr.bit, \$addr16 | 4 | $\mathrm{PC} \leftarrow \mathrm{PC}+4+$ jdisp8 if sfr.bit $=0$ |  |  |  |
|  |  | A.bit, \$addr16 | 3 | $\mathrm{PC} \leftarrow \mathrm{PC}+3+$ jdisp8 if A.bit $=0$ |  |  |  |
|  |  | X.bit, \$addr16 | 3 | $\mathrm{PC} \leftarrow \mathrm{PC}+3+$ jdisp8 if X . bit $=0$ |  |  |  |
|  |  | PSWH.bit, \$addr16 | 3 | $\mathrm{PC} \leftarrow \mathrm{PC}+3+$ jdisp8 if $\mathrm{PSW}_{\text {H. }}$ bit $=0$ |  |  |  |
|  |  | PSWL.bit, \$addr16 | 3 | $\mathrm{PC} \leftarrow \mathrm{PC}+3+$ jdisp8 if PSWL. $\mathrm{bit}=0$ |  |  |  |


|  | Mnemonic | Operand | Byte | Operation | Flag |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | S | Z |  | P/V | CY |
| ᄃ00000000.000 | BTCLR | saddr.bit, \$addr16 | 4 | $\begin{gathered} \mathrm{PC} \underset{\mathrm{PC}+4+\text { jdisp8 if (saddr.bit) }}{\leftarrow} \mathrm{then} \text { reset (saddr.bit) } \end{gathered}$ |  |  |  |  |  |
|  |  | sfr.bit, \$addr16 | 4 | $\mathrm{PC} \leftarrow \mathrm{PC}+4+$ jdisp8 if sfr.bit $=1$ then reset sfr.bit |  |  |  |  |  |
|  |  | A.bit, \$addr16 | 3 | $\mathrm{PC} \leftarrow \mathrm{PC}+3+$ jdisp8 if A.bit $=1$ then reset A.bit |  |  |  |  |  |
|  |  | X.bit, \$addr16 | 3 | $\mathrm{PC} \leftarrow \mathrm{PC}+3+\text { jdisp8 if } \mathrm{X} . \text { bit }=1$ <br> then reset X. bit |  |  |  |  |  |
|  |  | PSWH.bit, \$addr16 | 3 | $\mathrm{PC} \leftarrow \mathrm{PC}+3+$ jdisp8 if PSW . . bit $=1$ then reset PSWн.bit |  |  |  |  |  |
|  |  | PSWL.bit, \$addr16 | 3 | $\mathrm{PC} \leftarrow \mathrm{PC}+3+$ jdisp8 if PSWL.bit $=1$ then reset PSWl.bit | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ |
|  | BFSET | saddr.bit, \$addr16 | 4 | $\begin{aligned} & \text { PC } \leftarrow \mathrm{PC}+4+\text { jdisp8 if (saddr.bit) }=0 \\ & \text { then set (saddr.bit) } \end{aligned}$ |  |  |  |  |  |
|  |  | sfr.bit, \$addr16 | 4 | $\mathrm{PC} \leftarrow \mathrm{PC}+4+$ jdisp8 if sfr.bit $=0$ then set sfr.bit |  |  |  |  |  |
|  |  | A.bit, \$addr16 | 3 | $\mathrm{PC} \leftarrow \mathrm{PC}+3+\text { jdisp8 if A.bit }=0$ <br> then set A.bit |  |  |  |  |  |
|  |  | X.bit, \$addr16 | 3 | $\begin{aligned} & \mathrm{PC} \leftarrow \mathrm{PC}+3+\text { jdisp8 if X.bit }=0 \\ & \text { then set } \mathrm{X} . \text { bit } \end{aligned}$ |  |  |  |  |  |
|  |  | PSWH.bit, \$addr16 | 3 | $\mathrm{PC} \leftarrow \mathrm{PC}+3+$ jdisp8 if PSW н. bit $=0$ then set PSWн.bit |  |  |  |  |  |
|  |  | PSWL.bit, \$addr16 | 3 | $\mathrm{PC} \leftarrow \mathrm{PC}+3+$ jdisp8 if PSWL.bit $=0$ then set PSWL.bit | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ |
|  | DBNZ | r2, \$addr16 | 2 | $\begin{aligned} \mathrm{r} 2 \leftarrow & \leftarrow \mathrm{r} 2-1, \\ & \text { then } \mathrm{PC} \leftarrow \mathrm{PC}+2+\text { jdisp8 if } 2 \neq 0 \end{aligned}$ |  |  |  |  |  |
|  |  | saddr, \$addr16 | 3 | $\begin{aligned} & (\text { saddr }) \leftarrow(\text { saddr })-1, \\ & \quad \text { then } \mathrm{PC} \leftarrow \mathrm{PC}+3+\text { jdisp8 if }(\text { saddr }) \neq 0 \end{aligned}$ |  |  |  |  |  |
| 6u!чэฺ!Ms ұхәృuoう | BRKCS | RBn | 2 |  |  |  |  |  |  |
|  | RETCS | !addr16 | 3 | $\begin{aligned} & \mathrm{PCH}_{\mathrm{H}} \leftarrow \mathrm{R} 5, \mathrm{PCL} \leftarrow \mathrm{R} 4, \mathrm{R} 5, \mathrm{R} 4 \leftarrow \operatorname{addr} 16 \\ & \mathrm{PSW}_{\mathrm{H}} \leftarrow \mathrm{R} 7, \mathrm{PSW} \leftarrow \leftarrow \mathrm{R} 6 \end{aligned}$ | R | R | R | R | R |
|  | RETCSB | !addr16 | 4 | $\begin{aligned} & \text { PCH } \leftarrow \mathrm{R} 5, \mathrm{PCL} \leftarrow \mathrm{R} 4, \mathrm{R} 5, \mathrm{R} 4 \leftarrow \text { addr16 } \\ & \mathrm{PSW}_{H} \leftarrow \mathrm{R} 7, \mathrm{PSW} L \leftarrow \mathrm{R} 6 \end{aligned}$ | R | R | R | R | R |


|  | Mnemonic | Operand | Byte | Operation | Flag |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | S | Z |  | P/V |  |
| $\begin{aligned} & \text { 읓 } \\ & \stackrel{\rightharpoonup}{\omega} \end{aligned}$ | MOVM | [DE+], A | 2 | $\begin{aligned} & (\mathrm{DE}+) \leftarrow \mathrm{A}, \mathrm{C} \leftarrow \mathrm{C}-1 \\ & \text { End if } \mathrm{C}=0 \end{aligned}$ |  |  |  |  |  |
|  |  | [DE-], A | 2 | $\begin{aligned} & (\mathrm{DE}-) \leftarrow \mathrm{A}, \mathrm{C} \leftarrow \mathrm{C}-1 \\ & \text { End if } \mathrm{C}=0 \end{aligned}$ |  |  |  |  |  |
|  | MOVBK | [DE+], [HL+] | 2 | $\begin{aligned} & (\mathrm{DE}+) \leftarrow(\mathrm{HL}+), \mathrm{C} \leftarrow \mathrm{C}-1 \\ & \text { End if } \mathrm{C}=0 \end{aligned}$ |  |  |  |  |  |
|  |  | [DE-], [HL-] | 2 | $\begin{aligned} & (\mathrm{DE}-) \leftarrow(\mathrm{HL-}-), \mathrm{C} \leftarrow \mathrm{C}-1 \\ & \text { End if } \mathrm{C}=0 \end{aligned}$ |  |  |  |  |  |
|  | XCHM | [DE+], A | 2 | $\begin{aligned} & (\mathrm{DE}+) \leftrightarrow \mathrm{A}, \mathrm{C} \leftarrow \mathrm{C}-1 \\ & \text { End if } \mathrm{C}=0 \end{aligned}$ |  |  |  |  |  |
|  |  | [DE-], A | 2 | $\begin{aligned} & (\mathrm{DE}-) \leftrightarrow \mathrm{A}, \mathrm{C} \leftarrow \mathrm{C}-1 \\ & \text { End if } C=0 \end{aligned}$ |  |  |  |  |  |
|  | XCHBK | [DE+], [HL+] | 2 | $\begin{aligned} & (\mathrm{DE}+) \leftrightarrow(\mathrm{HL}+), \mathrm{C} \leftarrow \mathrm{C}-1 \\ & \text { End if } \mathrm{C}=0 \end{aligned}$ |  |  |  |  |  |
|  |  | [DE-], [HL-] | 2 | $\begin{aligned} & (\mathrm{DE}-) \leftrightarrow(\mathrm{HL}-), \mathrm{C} \leftarrow \mathrm{C}-1 \\ & \text { End if } \mathrm{C}=0 \end{aligned}$ |  |  |  |  |  |
|  | CMPME | [DE+], A | 2 | $\begin{aligned} & (\mathrm{DE}+)-\mathrm{A}, \mathrm{C} \leftarrow \mathrm{C}-1 \\ & \text { End if } \mathrm{C}=0 \text { or } \mathrm{Z}=0 \end{aligned}$ | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  |  | [DE-], A | 2 | $\begin{aligned} & (D E-)-A, C \leftarrow C-1 \\ & \text { End if } C=0 \text { or } Z=0 \end{aligned}$ | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  | CMPBKE | [DE+], [HL+] | 2 | $(\mathrm{DE}+)-(\mathrm{HL}+), \mathrm{C} \leftarrow \mathrm{C}-1$ <br> End if $\mathrm{C}=0$ or $\mathrm{Z}=0$ | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  |  | [DE-], [HL-] | 2 | $(\mathrm{DE}-)-(\mathrm{HL}-), \mathrm{C} \leftarrow \mathrm{C}-1$ <br> End if $\mathrm{C}=0$ or $\mathrm{Z}=0$ | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  | CMPMNE | [DE+], A | 2 | $\begin{aligned} & (\mathrm{DE}+)-\mathrm{A}, \mathrm{C} \leftarrow \mathrm{C}-1 \\ & \text { End if } \mathrm{C}=0 \text { or } \mathrm{Z}=1 \end{aligned}$ | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  |  | [DE-], A | 2 | $\begin{aligned} & (D E-)-A, C \leftarrow C-1 \\ & \text { End if } C=0 \text { or } Z=1 \end{aligned}$ | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  | CMPBKNE | [DE+], [HL+] | 2 | $\begin{aligned} & (\mathrm{DE}+)-(\mathrm{HL}+), \mathrm{C} \leftarrow \mathrm{C}-1 \\ & \text { End if } \mathrm{C}=0 \text { or } \mathrm{Z}=1 \end{aligned}$ | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  |  | [DE-], [HL-] | 2 | $\begin{aligned} & (\mathrm{DE}-)-(\mathrm{HL}-), \mathrm{C} \leftarrow \mathrm{C}-1 \\ & \text { End if } \mathrm{C}=0 \text { or } \mathrm{Z}=1 \end{aligned}$ | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  | CMPMC | [DE+], A | 2 | $\begin{aligned} & (D E+)-A, C \leftarrow C-1 \\ & \text { End if } C=0 \text { or } C Y=0 \end{aligned}$ | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  |  | [DE-], A | 2 | $\begin{aligned} & (D E-)-A, C \leftarrow C-1 \\ & \text { End if } C=0 \text { or } C Y=0 \end{aligned}$ | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  | CMPBKC | [DE+], [HL+] | 2 | $\begin{aligned} & (\mathrm{DE}+)-(\mathrm{HL}+), \mathrm{C} \leftarrow \mathrm{C}-1 \\ & \text { End if } \mathrm{C}=0 \text { or } \mathrm{CY}=0 \end{aligned}$ | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  |  | [DE-], [HL-] | 2 | $\begin{aligned} & (\mathrm{DE}-)-(\mathrm{HL}-), \mathrm{C} \leftarrow \mathrm{C}-1 \\ & \text { End if } \mathrm{C}=0 \text { or } \mathrm{CY}=0 \end{aligned}$ | $\times$ | $\times$ | $\times$ | V | $\times$ |


|  | Mnemonic | Operand | Byte | Operation | Flag |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | S | Z | AC |  | cY |
| $\stackrel{\text { 즌 }}{\substack{ \pm}}$ | CMPMNC | [DE+], A | 2 | $\begin{aligned} & (D E+)-A, C \leftarrow C-1 \\ & \text { End if } C=0 \text { or } C Y=1 \end{aligned}$ | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  |  | [DE-], A | 2 | $\begin{aligned} & (D E-)-A, C \leftarrow C-1 \\ & \text { End if } C=0 \text { or } C Y=1 \end{aligned}$ | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  | CMPBKNC | [DE+], [HL+] | 2 | $\begin{aligned} & (\mathrm{DE}+)-(\mathrm{HL}+), \mathrm{C} \leftarrow \mathrm{C}-1 \\ & \text { End if } \mathrm{C}=0 \text { or } \mathrm{CY}=1 \end{aligned}$ | $\times$ | $\times$ | $\times$ | V | $\times$ |
|  |  | [DE-], [HL-] | 2 | $(\mathrm{DE}-)-(\mathrm{HL}-), \mathrm{C} \leftarrow \mathrm{C}-1$ <br> End if $\mathrm{C}=0$ or $\mathrm{CY}=1$ | $\times$ | $\times$ | $\times$ | V | $\times$ |
| $\overline{3}$00000 | MOV | STBC, \#byte | 4 | STBC $\leftarrow$ byte $^{\text {Note }}$ |  |  |  |  |  |
|  |  | WDM, \#byte | 4 | WDM $\leftarrow$ byte $^{\text {Note }}$ |  |  |  |  |  |
|  | SWRS |  | 1 | $\mathrm{RSS} \leftarrow \overline{\mathrm{RSS}}$ |  |  |  |  |  |
|  | SEL | RBn | 2 | RBS2 $-0 \leftarrow \mathrm{n}, \mathrm{RSS} \leftarrow 0$ |  |  |  |  |  |
|  |  | RBn, ALT | 2 | RBS2 $-0 \leftarrow \mathrm{n}, \mathrm{RSS} \leftarrow 1$ |  |  |  |  |  |
|  | NOP |  | 1 | No Operation |  |  |  |  |  |
|  | EI |  | 1 | IE $\leftarrow 1$ (Enable Interruptt) |  |  |  |  |  |
|  | DI |  | 1 | IE $\leftarrow 0$ (Disable Interrupt) |  |  |  |  |  |

Note If the op code of the STBC register and WDM register manipulation instructions is wrong, an op code trap interrupt occurs.

Operation on trap:
$(S P-1) \leftarrow$ PSWH, $(S P-2) \leftarrow P S W L$,
$(\mathrm{SP}-3) \leftarrow(\mathrm{PC}-4)$ н, $(\mathrm{SP}-4) \leftarrow(\mathrm{PC}-4)\llcorner$,
$\mathrm{PCL} \leftarrow(003 \mathrm{CH}), \mathrm{PCH} \leftarrow(003 \mathrm{DH})$,
$\mathrm{SP} \leftarrow \mathrm{SP}-4, \mathrm{IE} \leftarrow 0$
9. EXAMPLE OF SYSTEM CONFIGURATION

Controlling outdoor apparatus of inverter air conditioner


## 10. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings ( $\mathrm{T}_{\mathrm{A}}=25{ }^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Test conditions | Rating | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Power supply voltage | Vdo |  | -0.5 to +7.0 | V |
|  | AVDD |  | -0.5 to $\mathrm{V}_{\text {DD }}+0.5$ | V |
|  | AVss |  | -0.5 to +0.5 | V |
| Input voltage | V I | Pins other than P70/ANI0-P77/ANI7 | -0.5 to $V_{D D}+0.5$ | V |
| Output voltage | Vo |  | -0.5 to $\mathrm{V}_{\text {DD }}+0.5$ | V |
| Low-level output current | lot | Note | 20 | mA |
|  |  | Output pins other than those in the note | 4.0 | mA |
|  |  | Total of all output pins | 200 | mA |
| High-level output current | Іон | All output pins | -3.0 | mA |
|  |  | Total of all output pins | -25 | mA |
| Analog input voltage | Vian | P70/ANI0-P77/ANI7 pins | $A V_{s s}-0.5$ to $A V_{\text {do }}+0.5$ | V |
| A/D converter reference input voltage | $A V_{\text {ref }}$ |  | $A V_{s s}-0.5$ to $A V{ }_{\text {dd }}+0.5$ | V |
| Operating ambient temperature | TA |  | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ |  | -60 to +150 | ${ }^{\circ} \mathrm{C}$ |

Note P00/RTP0-P03/RTP3, P04/PWM0, P05/TCUD/PWM1, P06/TIUD/TO40, P07/TCLRUD, P10-P17, and P80/TO00-P85/TO05 pins.

Caution Product quality may suffer if the absolute rating is exceeded for any parameter, even momentarily. In other words, an absolute maxumum rating is a value at which the possibility of psysical damage to the product cannnot be ruled out. Care must therefore be taken to ensure that the these ratings are not exceeded during use of the product.

## Recommended Operating Conditions

| Oscillation frequency | $\mathrm{T}_{\mathrm{A}}$ | VDD |
| :---: | :---: | :---: |
| $3 \mathrm{MHz} \leq \mathrm{fxx} \leq 8 \mathrm{MHz}$ | -40 to $+85{ }^{\circ} \mathrm{C}$ | $+5.0 \mathrm{~V} \pm 10 \%$ |

Capacitance ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, $\mathrm{V} s \mathrm{~s}=\mathrm{VdD}=0 \mathrm{~V}$ )

| Parameter | Symbol | Test conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input capacitance | Cl | $f=1 \mathrm{MHz}$ <br> 0 V except measured pins |  |  | 20 | pF |
| Output capacitance | Co |  |  |  | 20 | pF |
| I/O capacitance | Cıo |  |  |  | 20 | pF |

Oscillator Characteristics ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$, $\mathrm{VdD}=+5 \mathrm{~V} \pm 10 \%$, $\mathrm{Vss}=0 \mathrm{~V}$ )

| Resonator <br> Ceramic resonator or <br> crystal resonator | Recommended circuit | Parameter | MIN. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Oscillation frequency (fxx) | 3 | 8 | MHz |
| External clock |  | X1 input frequency (fx) | 3 | 8 | MHz |
|  | Leave unconnected HCMOS inverter | X1 rise/fall time (txr, txF) | 0 | 30 | ns |
|  |  | X1 input high-/low-level width (twxh, twxL) | 40 | 170 | ns |

Caution When using system clock oscillation circuits, to reduce the effect of the wiring capacitouce, etc, wire the area indicated by dotted-line as follows:

- Make the wiring as short as possible.
- Do not allow the wiring to intersect other signal lines. Keep it away from other lines in which varying high currents flow.
- Make sure that the ground point of the oscillation circuit capacitor is always at the same electric potential as Vss. Do not allow the wiring to be grounded to a ground pattern in which very high currents are flowing.
- Do not extract signals from the oscillation circuit.

DC Characteristics ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{VdD}=+5 \mathrm{~V} \pm 10 \%$, $\mathrm{Vss}=0 \mathrm{~V}$ )

| Parameter | Symbol | Test conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Low-level input voltage | VIL1 | Note 1 |  | 0 |  | 0.8 | V |
|  | VIL2 | Note 2 |  | 0 |  | 0.2VDD | V |
| High-level input voltage | $\mathrm{V}_{\mathrm{H} 1}$ | Note 1 |  | 2.2 |  |  | V |
|  | $\mathrm{V}_{1+2}$ | Note 2 |  | 0.8 V dD |  |  | V |
| Low-level output voltage | Vol1 | Note 3 | $\mathrm{loL}=2.0 \mathrm{~mA}$ |  |  | 0.45 | V |
|  | Vol2 | Note 4 | $\mathrm{loL}=15 \mathrm{~mA}$ |  |  | 1.5 | V |
|  | Vol3 | Note 5 | $\mathrm{loL}=10 \mathrm{~mA}$ |  |  | 1.5 | V |
| High-level output voltage | Vor | $\mathrm{IOH}=-400 \mu \mathrm{~A}$ |  | VDD - 1.0 |  |  | V |
| Input leakage current | lıI | $0 \mathrm{~V} \leq \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{DD}}, \mathrm{AV} \mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{DD}}$ |  |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| Output leakage current | ILo | $0 \mathrm{~V} \leq \mathrm{V}_{0} \leq \mathrm{V}_{\mathrm{DD}}, \mathrm{AV} \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DD}}$ |  |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| Vod supply current | IdD1 | Operating mode |  |  | 70 | 120 | mA |
|  | IdD2 | HALT mode |  |  | 45 | 70 | mA |
| Data retention voltage | Vdddr | STOP mode |  | 2.5 |  |  | V |
| Data retention current | Iddor | STOP mode | VDDDR $=2.5 \mathrm{~V}$ |  | 2 | 10 | $\mu \mathrm{A}$ |
|  |  |  | $V_{\text {dDDR }}=5.0 \mathrm{~V} \pm 10 \%$ |  | 10 | 50 | $\mu \mathrm{A}$ |
| Pull-up resistance | RL | $\mathrm{V}_{1}=0 \mathrm{~V}$ |  | 15 | 60 | 150 | $\mathrm{k} \Omega$ |

Notes 1. Pins other than those specified in Note 2.
2. RESET, X1, X2, P20/NMI, P21/INTP0, P22/INTP1, P23/INTP2, P24/INTP3/TI, P25/INTP4, P32/ SO/SB0, P33/SI/SB1 and P34/SCK pins.
3. Pins other than those specified in Notes 4 and 5.
4. P80/TO00-P85/TO05 pins (When lol $=15 \mathrm{~mA}$ is in operation, up to three pins can be ON simultaneously.)
5. P00/RTP0-P03/RTP3, P04/PWM0, P05/TCUD/PWM1, P06/TIUD/TO40 and P07/TCLRUD pins (When lol $=10 \mathrm{~mA}$ is in operation, up to four pins can be ON simultaneously.) as well as P10-P17 pins (When lol $=10 \mathrm{~mA}$ is in operation, up to four pins can be ON simultaneously.).

Caution When the P80-P85, P00-P07, and P10-P17 pins are not used under the conditions specified in Notes 4 and 5, they have the same characteristics as in Note 3.

AC Characteristics ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{VdD}=+5 \mathrm{~V} \pm 10 \%$, $\mathrm{Vss}=0 \mathrm{~V}, \mathrm{CL}=100 \mathrm{pF}, \mathrm{fxx}=8 \mathrm{MHz}$ )
Read/Write Operation (when general-purpose memory is connected)

| Parameter | Symbol | Test conditions | MIN. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| System clock cycle time | tcyk |  | 62.5 | 166.7 | ns |
| Address setup time (vs. ASTB $\downarrow$ ) | tsast |  | 7 |  | ns |
| Address hold time (vs. ASTB $\downarrow$ ) | thsta |  | 11 |  | ns |
| $\overline{\mathrm{RD}} \downarrow \rightarrow$ address float time | tfra |  |  | 24 | ns |
| Address $\rightarrow$ data input time | toaid |  |  | 100 | ns |
| $\overline{\mathrm{RD}} \downarrow \rightarrow$ data input time | torid |  |  | 49 | ns |
| ASTB $\downarrow \rightarrow \overline{\mathrm{RD}} \downarrow$ delay time | tostr |  | 15 |  | ns |
| Data hold time (vs. $\overline{\mathrm{RD}} \uparrow$ ) | thrid |  | 0 |  | ns |
| $\overline{\mathrm{RD}} \uparrow \rightarrow$ address active time | tora |  | 17 |  | ns |
| $\overline{\mathrm{RD}}$ low-level width | twrL |  | 63 |  | ns |
| ASTB high-level width | twsth |  | 14 |  | ns |
| $\overline{\mathrm{WR}} \downarrow \rightarrow$ data output time | towod |  |  | 21 | ns |
| ASTB $\downarrow \rightarrow \overline{\text { WR }} \downarrow$ delay time | tostw |  | 15 |  | ns |
| $\overline{\mathrm{WR}} \uparrow \rightarrow$ ASTB $\uparrow$ delay time | towst |  | 78 |  | ns |
| Data setup time (vs. $\overline{\mathrm{WR}} \uparrow$ ) | tsodw |  | 57 |  | ns |
| Data hold time (vs. $\overline{\mathrm{WR}} \uparrow$ ) | thwod |  | 8 |  | ns |
| $\overline{\mathrm{WR}}$ low-level width | twwL |  | 63 |  | ns |

tcyk-dependent Bus Timing Definition

| Parameter | Arithmetic expression | MIN./MAX. | Unit |
| :---: | :---: | :---: | :---: |
| tsast | (0.5 + a) T-24 | MIN. | ns |
| thsta | 0.5T-20 | MIN. | ns |
| twsth | (0.5 + a) T - 17 | MIN. | ns |
| tostr | 0.5T-16 | MIN. | ns |
| twrL | $(1.5+n) T-30$ | MIN. | ns |
| tDaid | $(2.5+\mathrm{a}+\mathrm{n}) \mathrm{T}-56$ | MAX. | ns |
| tDRID | $(1.5+n) T-44$ | MAX. | ns |
| tora | 0.5T-14 | MIN. | ns |
| tostw | 0.5T-16 | MIN. | ns |
| towst | 1.5T-15 | MIN. | ns |
| twwL | $(1.5+n) T-30$ | MIN. | ns |
| towod | 0.5T-10 | MAX. | ns |
| tsodw | $(1+n) T-5$ | MIN. | ns |

Remarks 1. $\mathrm{T}=$ tcyk $=1 /$ fclk (fclk refers to the internal system clock frequency.)
2. a becomes 1 when the address wait is inserted. Otherwise, it becomes 0 .
3. n refers to the number of wait cycles that is inserted by specifying the PWC register.
4. Only the bus timings indicated in this table depend on tсук.

Serial Operation ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{Vdd}=+5 \mathrm{~V} \pm 10 \%$, $\mathrm{Vss}=0 \mathrm{~V}$ )

| Parameter | Symbol | Test conditions |  | MIN. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Serial clock cycle time | tcysk | $\overline{\text { SCK }}$ output | Internal 8 dividing | 500 |  | ns |
|  |  | $\overline{\text { SCK }}$ input | External clock | 500 |  | ns |
| Serial clock low-level width | twskL | $\overline{\text { SCK }}$ output | Internal 8 dividing | 210 |  | ns |
|  |  | $\overline{\text { SCK }}$ input | External clock | 210 |  | ns |
| Serial clock high-level width | twskh | $\overline{\text { SCK }}$ output | Internal 8 dividing | 210 |  | ns |
|  |  | $\overline{\text { SCK }}$ input | External clock | 210 |  | ns |
| SI setup time (vs. $\overline{\text { SCK }} \uparrow$ ) | tsrxsk |  |  | 80 |  | ns |
| SI hold time (vs. $\overline{\text { SCK }} \uparrow$ ) | thskrx |  |  | 80 |  | ns |
| $\overline{\text { SCK }} \downarrow \rightarrow$ SO delay time | tosktx | $\mathrm{R}=1 \mathrm{k} \Omega, \mathrm{C}=100 \mathrm{pF}$ |  |  | 210 | ns |

Up/Down Counter Operation ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{VdD}=+5 \mathrm{~V} \pm 10 \%$, Vss $=0 \mathrm{~V}$ )

| Parameter | Symbol | Test conditions | MIN. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TIUD high-/low-level width | twtiun, twilul | Other than mode 4 | 2 T |  | ns |
|  |  | Mode 4 | 4 T |  | ns |
| TCUD high-/low-level width | twtcuh, twicul | Other than mode 4 | 2 T |  | ns |
|  |  | Mode 4 | 4T |  | ns |
| TCLRUD high-/low-level width | twcluh, twclut |  | 2 T |  | ns |
| TCUD setup time (vs. TIUD $\uparrow$ ) | tstou | Mode 3 | T |  | ns |
| TCUD hold time (vs. TIUD $\uparrow$ ) | thtcu | Mode 3 | T |  | ns |
| TIUD setup time (vs. TCUD) | ts4tiu | Mode 4 | 2 T |  | ns |
| TIUD hold time (vs. TCUD) | th4tiu | Mode 4 | 2 T |  | ns |
| TIUD \& TCUD cycle time | tcyc | Other than mode 4 |  | 4 | MHz |
|  | tcyc4 | Mode 4 |  | 2 | MHz |

Remark $T=$ tcyk $=1 /$ fclk (fclk refers to the internal system clock frequency.)

Other Operations ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{VdD}=+5 \mathrm{~V} \pm 10 \%$, $\mathrm{Vss}=0 \mathrm{~V}$ )

| Parameter | Symbol | Test conditions | MIN. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| NMI high-/low-level width | twnih, twnil |  | 2 |  | $\mu \mathrm{s}$ |
| $\overline{\text { RESET }}$ high-/low-level width | twrsh, twrsL |  | 1.5 |  | $\mu \mathrm{s}$ |
| INTP0 high-/low-level width | twioh, twiol | $\mathrm{Ts}=\mathrm{T}$ | 250 |  | ns |
|  |  | $\mathrm{Ts}=4 \mathrm{~T}$ | 1.0 |  | $\mu \mathrm{s}$ |
|  |  | $\mathrm{Ts}=8 \mathrm{~T}$ | 2.0 |  | $\mu \mathrm{s}$ |
|  |  | $\mathrm{Ts}=16 \mathrm{~T}$ | 4.0 |  | $\mu \mathrm{s}$ |
| INTP1 high-/low-level width | twith, twilL | $\mathrm{Ts}=\mathrm{T}$ | 250 |  | ns |
|  |  | $\mathrm{Ts}=4 \mathrm{~T}$ | 1.0 |  | $\mu \mathrm{s}$ |
|  |  | $\mathrm{Ts}=8 \mathrm{~T}$ | 2.0 |  | $\mu \mathrm{s}$ |
|  |  | $\mathrm{Ts}=16 \mathrm{~T}$ | 4.0 |  | $\mu \mathrm{s}$ |
| INTP2 high-/low-level width | twi2H, twi2L | $\mathrm{Ts}=\mathrm{T}$ | 250 |  | ns |
|  |  | $\mathrm{Ts}=4 \mathrm{~T}$ | 1.0 |  | $\mu \mathrm{s}$ |
| INTP3(TI) high-/lowlevel width | twi3H, twi3L | $\mathrm{T} s=\mathrm{T}$ | 250 |  | ns |
|  |  | $\mathrm{Ts}=4 \mathrm{~T}$ | 1.0 |  | $\mu \mathrm{s}$ |
|  |  | $\mathrm{Ts}=8 \mathrm{~T}$ | 2.0 |  | $\mu \mathrm{s}$ |
|  |  | $\mathrm{Ts}=16 \mathrm{~T}$ | 4.0 |  | $\mu \mathrm{s}$ |
|  |  | $\mathrm{Ts}=64 \mathrm{~T}$ | 16.0 |  | $\mu \mathrm{s}$ |
|  |  | $\mathrm{Ts}=128 \mathrm{~T}$ | 32.0 |  | $\mu \mathrm{s}$ |
|  |  | Ts = 256T | 64.0 |  | $\mu \mathrm{s}$ |
| INTP4 high-/low-level width | twi4H, twi4L | $\mathrm{Ts}=\mathrm{T}$ | 250 |  | ns |
|  |  | $\mathrm{Ts}=4 \mathrm{~T}$ | 1.0 |  | $\mu \mathrm{s}$ |
|  |  | $\mathrm{Ts}=8 \mathrm{~T}$ | 2.0 |  | $\mu \mathrm{s}$ |
|  |  | $\mathrm{Ts}=16 \mathrm{~T}$ | 4.0 |  | $\mu \mathrm{s}$ |

Remarks 1. $T=$ tcyk $=1 /$ fclk (fclk refers to the internal system clock frequency.)
2. Ts refers to the input sampling frequency. INTPO-INTP4 can be selected to programmable.

> A/D Converter Characteristics ( $\mathrm{TA}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{VdD}=+5 \mathrm{~V} \pm 10 \%$, Vss = AVss = 0 V, $\mathrm{VDD}-0.5 \mathrm{~V} \leq \mathrm{AVDD} \leq \mathrm{VDD})$


Notes 1. The quantization error is excluded.
2. When $-0.3 \mathrm{~V} \leq \mathrm{V}$ ian $\leq 0 \mathrm{~V}$, the conversion result becomes 000 H .

When 0 V < Vian < $A V_{r e f, ~ t h e ~ c o n v e r s i o n ~ i s ~ p e r f o r m e d ~ w i t h ~ t h e ~}^{10}$-bit resolution. When $A V_{\text {ref }} \leq \mathrm{V}_{\text {ian }} \leq+0.3 \mathrm{~V}$, the conversion result becomes 3FFH.
3. The analog input impedance at the time of sampling is the same as the equivalent circuit shown below. (The values in the diagram are TYP. values; they are not guaranteed values)


Cautions1. When using the P70/ANI0-P77/ANI7 pins for both digital and analog inputs, the previously described characteristics are not guaranteed. Therefore, ensure that all of the eight P70/ANI0-P77/ANI7 pins are used either for analog input or digital input.
2. When using the P70/ANI0-P77/ANI7 pins as digital input, make sure to set that $A V_{D D}=V_{D D}$, and AV ss $=\mathrm{V}$ ss.

AC Timing Test Point


## Read Operation




## Write Operation



## Serial Operation



Up/Down Counter (Timer 4) Input Timing


## Interrupt Input Timing



Remark $\mathrm{n}=0$ to 4

## Reset Input Timing

RESET


## 11. PACKAGE DRAWING

## 80 PIN PLASTIC QFP (14×20)



## NOTE

Each lead centerline is located within 0.15 mm ( 0.006 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | P80GF-80-3B9-2 |
| :--- | :--- | :--- |
| ANCHES |  |  |
| B | $23.6 \pm 0.4$ | $0.929 \pm 0.016$ |
| C | $20.0 \pm 0.2$ | $0.795_{-0.008}^{+0.009}$ |
| D | $14.0 \pm 0.2$ | $0.551_{-0.008}^{+0.009}$ |
| F | 1.0 | $0.693 \pm 0.016$ |
| G | 0.8 | 0.039 |
| H | $0.35 \pm 0.10$ | 0.031 |
| I | 0.15 | $0.014_{-0.005}^{+0.004}$ |
| J | $0.8($ T.P. $)$ | 0.006 |
| K | $1.8 \pm 0.2$ | 0.031 (T.P.) |
| L | $0.8 \pm 0.2$ | $0.071_{-0.009}^{+0.008}$ |
| M | $0.15_{-0.05}^{+0.10}$ | $0.031_{-0.008}^{+0.009}$ |
| N | 0.15 | $0.006_{-0.003}^{+0.004}$ |
| P | 2.7 | 0.006 |
| Q | $0.1 \pm 0.1$ | 0.106 |
| S | 3.0 MAX | $0.004 \pm 0.004$ |
|  |  | 0.119 MAX. |

## 12. RECOMMENDED SOLDERING CONDITIONS

These products should be soldered and mounted under the conditions recommended below.
For details of recommended soldering conditions, refer to the information document Semiconductor Device Mounting Technology Manual (C10535E).

For soldering methods and conditions other than those recommended, please contact your NEC sales representative.

Table 12-1. Surface Mount Type Soldering Conditions
$\mu$ PD78363AGF- $\times \times x-3 B 9$ : 80 -Pin Plastic QFP ( $14 \times 20 \mathrm{~mm}$ )
$\mu$ PD78365AGF-3B9 : 80-Pin Plastic QFP $(14 \times 20 \mathrm{~mm})$
$\mu$ PD78366AGF- $\times \times \times-3 B 9$ : $80-$ Pin Plastic QFP $(14 \times 20 \mathrm{~mm})$
$\mu$ PD78368AGF- $\times \times \times-3 B 9$ : 80 -Pin Plastic QFP $(14 \times 20 \mathrm{~mm})$

| Soldering method | Soldering conditions | Recommended <br> condition symbol |
| :--- | :--- | :--- |
| Infrared reflow | Package peak temperature: $235{ }^{\circ} \mathrm{C}$, Duration: $30 \mathrm{sec} . \mathrm{max} .\left(210{ }^{\circ} \mathrm{C}\right.$ or <br> above) Number of times: 3 max. | IR35-00-3 |
| VPS | Package peak temperature: $215{ }^{\circ} \mathrm{C}$, Duration: 40 sec. max. $\left(200{ }^{\circ} \mathrm{C}\right.$ or <br> above) Number of times: 3 max. | VP15-00-3 |
| Wave soldering | Solder bath temperature: $260{ }^{\circ} \mathrm{C}$ or less, Time: 10 sec. max., <br> Number of times: 1, Pre-heating temperature: $120^{\circ} \mathrm{C} \mathrm{max}. \mathrm{(Package}$ <br> surface temperature) | WS60-00-1 |
| Partial heating | Pin temperature: $300{ }^{\circ} \mathrm{C}$ or less <br> Duration: 3 sec. max. (per side of device) | - |

Caution Use of more than one soldering method should be avoided (except in the case of partial heating).

## APPENDIX A. DIFFERENCES BETWEEN $\mu$ PD78366A AND $\mu$ PD78328

| Product name <br> Item |  | $\mu \mathrm{PD} 78366 \mathrm{~A}$ | $\mu$ PD78328 |
| :---: | :---: | :---: | :---: |
| Minimum instruction execution time |  | $125 \mathrm{~ns}\left[\begin{array}{l}\text { internal clock : } 16 \mathrm{MHz} \\ \text { external clock: } 8 \mathrm{MHz}\end{array}\right]$ | $250 \mathrm{~ns}\left[\begin{array}{l}\text { internal clock : } 8 \mathrm{MHz} \\ \text { external clock: } 16 \mathrm{MHz}\end{array}\right]$ |
| Internal memory | ROM | 32K bytes | 16K bytes |
|  | RAM | 2K bytes | 512 bytes |
| Memory space |  | 64 K bytes (can be externally expanded) |  |
| General-purpose registers |  | 8 bits $\times 16 \times 8$ banks |  |
| Number of basic instructions |  | 115 | 111 |
| Instruction set |  | - 16-bit transfer/operation <br> - Multiplication/division (16 bits $\times 16$ bits, 32 bits $\div 16$ bits) <br> - Bit manipulation <br> - String |  |
|  |  | - Sum-of-products operation (16 bits $\times 16$ bits +32 bits) <br> - Relative operation | - |
| I/O lines | Input | 14 (of which 8 are multiplexed with analog input) | 11 (of which 8 are multiplexed with analog input) |
|  | 1/O | 49 | 41 |
| Real-time pulse unit |  | - 16-bit timer $\times 5$ <br> - 16-bit compare register $\times 7$ <br> - 16-bit capture register $\times 3$ <br> - 16-bit capture/compare register $\times 2$ <br> - Two output modes selectable <br> Mode 0, set-reset output : 6 channels <br> Mode 1, buffer output : 6 channels <br> -16-bit resolution PWM output: 1 channel | -16-bit timer $\times 3$ <br> - 16-bit compare register $\times 14$ <br> - 16-bit capture/compare register $\times 1$ <br> - Two output modes selectable <br> Mode 0, set-reset output : 6 channels <br> toggle output : 1 channel <br> Mode 1, buffer output : 8 channels |
| Real-time output port |  | 4 (buffer output in 4-bit units) | 4/8 (buffer output in 4-/8-bit units) |
| PWM unit |  | 8-/9-/10-/12-bit resolution variable PWM output: 2 channels | 8-bit resolution PWM output: 1 channel |
| A/D converter |  | 10-bit resolution, 8 channels |  |
| Serial interface |  | Dedicated baud rate generator <br> UART (with pin selection function) <br> : 1 channel <br> Clocked serial interface/SBI : 1 channel | Dedicated baud rate generator |
| Interrupt function |  | - External: 6, internal: 14 (2 multiplexed with external) <br> - 4 programmable priority levels | - External: 4, internal: 17 <br> - 3 programmable priority levels |
|  |  | - Three processing selectable (vectored interrupt/macro service/context switching) |  |
| Test source |  | None | Internal: 1 |
| PLL control circuit |  | Provided (external $8 \mathrm{MHz} \rightarrow$ internal: 16 MHz ) | None |
| Package |  | - 80-pin plastic QFP ( $14 \times 20 \mathrm{~mm}$ ) | -64-pin plastic shrink DIP <br> -64-pin plastic QFP ( $14 \times 20 \mathrm{~mm}$ ) |
| Others |  | - Watchdog timer <br> - Standby functions (HALT mode, STOP mode) |  |

## APPENDIX B. TOOLS

## B. 1 DEVELOPMENT TOOLS

The following development tools are available to support the system development using $\mu$ PD78366A :

## Language Processor

| $78 \mathrm{~K} / \mathrm{III}$ series <br> relocatable assembler <br> (RA78K3) | A relocatable assembler, that can be used commonly for the $78 \mathrm{~K} / \mathrm{III}$ series products. Since this assembler is provided with macro functions, it enhances the developmnt efficency. A structured assembler, that can explicitly describe the program control structure, is also supplied, so that the program productivity and maintainability can be improved. |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Host machine | OS | Supply media | Order code (product name) |
|  | PC-9800 series | MS-DOS ${ }^{\text {™ }}$ | 3.5 " 2HD | $\mu$ S5A13RA78K3 |
|  |  |  | 5" 2HD | $\mu$ S5A10RA78K3 |
|  | IBM PC/AT ${ }^{T M}$ and its compatible model | PC DOS ${ }^{\text {TM }}$ | 3.5 " 2 HC | $\mu$ S7B13RA78K3 |
|  |  |  | 5" 2HC | $\mu$ S7B10RA78K3 |
|  | HP9000 series $700^{\text {TM }}$ | HP-UX ${ }^{\text {TM }}$ | DAT | $\mu$ S3P16RA78K3 |
|  | SPARC station ${ }^{\text {TM }}$ | SunOS ${ }^{\text {TM }}$ | Cartridge tape <br> (QIC-24) | $\mu \mathrm{S} 3 \mathrm{~K} 15 \mathrm{RA} 78 \mathrm{~K} 3$ |
|  | NEWS ${ }^{\text {TM }}$ | NEWS-OS ${ }^{\text {™ }}$ |  | $\mu$ S3R15RA78K3 |
| $78 \mathrm{~K} / \mathrm{III}$ series <br> C compiler (CC78K3) | This is a C compiler that can be commonly used for $78 \mathrm{~K} / \mathrm{III}$ series. <br> This program converts the program written in C language to object codes microcomputer can execute. When using this compiler, the $78 \mathrm{~K} / \mathrm{III}$ series relocatable assembler (RA78K3) is necessary. |  |  |  |
|  | Host machine | OS | Supply media | Order code (product name) |
|  | PC-9800 series | MS-DOS | 3.5 " 2 HD | $\mu$ S5A13CC78K3 |
|  |  |  | 5" 2HD | $\mu \mathrm{S} 5 \mathrm{~A} 10 \mathrm{CC} 78 \mathrm{~K} 3$ |
|  | IBM PC/AT and its compatible model | PC DOS | 3.5 " 2 HC | $\mu$ S7B13CC78K3 |
|  |  |  | 5" 2HC | $\mu$ S7B10CC78K3 |
|  | HP9000 series 700 | HP-UX | DAT | $\mu \mathrm{S3P16CC78K3}$ |
|  | SPARC station | SunOS | Cartridge tape <br> (QIC-24) | $\mu \mathrm{S3K} 15 \mathrm{CC} 78 \mathrm{~K} 3$ |
|  | NEWS | NEWS-OS |  | $\mu$ S3R15CC78K3 |

Remark The operations of the relocatable assembler and C compiler are guaranteed only on the specified host machine and OS described above.

## PROM Writing Tools

| $\begin{aligned} & 0 \\ & \frac{0}{\pi} \\ & \frac{z_{0}^{0}}{0} \\ & \text { तָ } \end{aligned}$ | PG-1500 | This is a PROM programmer that can program PROM-contained single-chip microcontrollers in standalone mode or under control of a host machine when the accessory board and an optional programmer adapter are connected. It can also program representative PROMs from 256K-bit to 4M-bit models. |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | PA-78P368GF PA-78P368KL | PROM programmer adapters that writes a program to the $\mu \mathrm{PD} 78 \mathrm{P} 368 \mathrm{~A}$ on a general-purpose PROM programmer such as the PG-1500. <br> PA-78P368GF: for $\mu$ PD78P368AGF <br> PA-78P368KL: for $\mu$ PD78P368AKL |  |  |  |
| $\begin{aligned} & 0 \\ & \substack { 0 \\ \\ \begin{subarray}{c}{0 \\ 0{ 0 \\ \\ \begin{subarray} { c } { 0 \\ 0 } } \\ {\hline} \end{aligned}$ | PG-1500 controller | Connects the PG-1500 and a host machine with a serial intrface and a parallel interface to control the PG-1500 from the host machine. |  |  |  |
|  |  | Host machine | OS | Supply media | Order code (part number) |
|  |  |  |  | 3.5" 2 HD | $\mu$ S5A13PG1500 |
|  |  |  |  | 5" 2HD | $\mu$ S5A10PG1500 |
|  |  | IBM PC/AT and | PC DOS | 3.5" 2 HC | $\mu$ S7B13PG1500 |
|  |  | compatible machines |  | 3.5" 2 HC | $\mu$ S7B10PG1500 |

Remark The operation of the PG-1500 controller is guaranteed only on the above host machine and OS.

Debugging Tools (When IE Controller Is Used)

|  | IE-78350-R | In-circuit emulator that can be used to develop and debug application systems. Connected to a host machine for debugging. |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IE-78365-R-EM1 | I/O emulation board that emulates the peripheral functions of the target device such as I/O ports. |  |  |  |
|  | EP-78365GF-R EV-9200G-80 | Emulation probe that connects the IE-78350-R to the target system. One conversion socket, EV-9200G-80, used to connect the target system is supplied as an accessory. |  |  |  |
|  | IE-78350-R control program (IE controller) | Program that controls the IE-78350-R on the host machine. It can automatically execute commands, enhancing debugging efficiency. |  |  |  |
|  |  | Host machine | OS | Supply media | Order code (part number) |
|  |  | PC-9800 series | MS-DOS | 3.5 " 2HD | $\mu$ S5A13IE78365A |
|  |  |  |  | 5" 2 HD | $\mu$ S5A10IE78365A |
|  |  | IBM PC/AT and compatible machines | PC DOS | 3.5 " 2HC | $\mu$ S7B13IE78365A |
|  |  |  |  | 3.5 " 2HC | $\mu$ S7B10IE78365A |

Remark The operation of the IE controller is guaranteed only on the above host machine and OS.

## Development Tool Configuration (When Using IE Controller)



Note A socket is provided with the emulation probe.

Remarks 1. Host machine and PG-1500 can be directly connected by RS-232-C.
2. 3.5 -inch FD represents the supply media of software in this figure.

## Debugging Tools (When Integrated Debugger Is Used)

| $\begin{aligned} & \frac{0}{1} \\ & \frac{3}{0} \\ & \frac{0}{0} \\ & \frac{\pi}{1} \end{aligned}$ | IE-784000-R | In-circuit emulation that can be used to develop and debug the application system. Connected to a host machine for debugging. |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IE-78350-R-EM-A | Emulation board that emulates the peripheral functions of the target device such as I/O ports. |  |  |  |
|  | IE-78365-R-EM1 | I/O emulation board that emulates the peripheral functions of the target device such as I/O ports. |  |  |  |
|  | EP-78365GF-R EV-9200G-80 | Emulation probe connecting the IE-784000-R to the target system. One conversion socket, EV$9200 \mathrm{G}-80$, used to connect the target system is supplied as an accessory. |  |  |  |
|  | IE-70000-98-IF-B | Interface adapter to connect PC-9800 series (except notebook type personal computer) as the host machine. |  |  |  |
|  | IE-70000-98N-IF | Interface adapter and cable to connect PC-9800 series notebook type personal computer as the host machine. |  |  |  |
|  | IE-70000-PC-IF-B | Interface adapter and cable to connect IBM PC as the host machine. |  |  |  |
|  | IE-78000-R-SV3 | Interface board to connect EWS as the host machine. |  |  |  |
|  | Integrated debugger (ID78K3) | Program controlling the in-circuit emulator for the $78 \mathrm{~K} / \mathrm{III}$ series. Used in combination with a device file (DF78365). Can debug a program coded in the C language, structured assembly language, or assembly language at source program level. Can also split the screen of the host machine into windows on each of which information is displayed, enhancing debugging efficiency. |  |  |  |
|  |  | Host machine |  |  | Order code (part number) |
|  |  |  | OS | Supply media |  |
|  |  | PC-9800 series | MS-DOS | 3.5 " 2HD | $\mu$ SAA13ID78K3 |
|  |  |  | Windows ${ }^{\text {TM }}$ | 5" 2HD | $\mu$ SAA10ID78K3 |
|  |  | IBM PC/AT and compatible | $\begin{aligned} & \text { PC DOS } \\ & \text { Windows } \end{aligned}$ | 3.5" 2HC | $\mu$ SAB13ID78K3 |
|  |  | machines (Japanese Windows) |  | 5" 2HC | $\mu$ SAB10ID78K3 |
|  |  | IBM PC/AT and compatible |  | 3.5" 2HC | $\mu$ SBB13ID78K3 |
|  |  | machines (English Windows) |  | 5" 2HC | $\mu$ SBB10ID78K3 |
|  | Device File <br> (DF78365) | File containing information peculiar to device. Use in combination with an assembler (RA78 K3), C compiler (CC78K3), and integrated debugger (ID78K3). |  |  |  |
|  |  | Host machine |  |  | Order code (part number) |
|  |  |  | OS | Supply media |  |
|  |  | PC-9800 series | MS-DOS | 3.5 " 2HD | $\mu$ S5A13DF78365 |
|  |  |  |  | 5" 2HD | $\mu$ S5A10DF78365 |
|  |  | IBM PC/AT and compatible machines | PC DOS | 3.5" 2HC | $\mu$ S7B13DF78365 |
|  |  |  |  | 5" 2HC | $\mu$ S7B10DF78365 |

Remark The operation of the integrated debugger and device file is guaranteed only on the above host machine and OS.

## Development Tool Configuration (When Using Integrated Debugger)



Note A socket is provided with the emulation probe.

Remarks 1. Desk top-type PC represents host machine in this figure.
2. 3.5 -inch FD represents the supply media of software in this figure.

## B. 2 EMBEDDED SOFTWARE

The following embedded software is available for enhancing the efficiency of program development and maintenance.

## REAL-TIME OS

| Real-time OS (RX78K/III) Note | RX78K/III is intended to implement a multi-tasking environment for use in the control field where real-time capability is a must. It can allocate the idle time of the CPU to other processing to improve the overall performance of the system. <br> RX78K/III provides system calls conforming to the $\mu$ ITRON specification. <br> The RX78K/III package supplies a tool (configurator) to create the nucleus of RX78K/III and multiple information tables. |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Host machine |  |  | Order code (part number) |
|  |  | OS | Supply media |  |
|  | PC-9800 series | MS-DOS | 3.5" 2HD | Pending |
|  |  |  | 5" 2HD | Pending |
|  | IBM PC/AT and compatible | PC DOS | 3.5" 2HC | Pending |
|  | machines |  | 5" 2HC | Pending |

Note Under development

Caution Before purchasing this product, you are requested to conclude a contract licensing use by filling out a specified form.

Remark When using the RX78K/III real-time OS, the RA78K3 assembler package (optional) is necessary.

Fuzzy Inference Development Support System

| Fuzzy knowledge data creation tool (FE9000, FE9200) | Program that supports input/editing and evaluation (simulation) of fuzzy knowledge (fuzzy rules and membership functions). |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Host machine |  |  | Order code (part number) |
|  |  | OS | Supply media |  |
|  | PC-9800 series | MS-DOS | 3.5" 2HD | $\mu$ S5A13FE9000 |
|  |  |  | 5" 2HD | $\mu$ S5A10FE9000 |
|  | IBM PC/AT and compatible machines | $\begin{aligned} & \text { PC DOS } \\ & \text { Windows } \end{aligned}$ | 3.5" 2HC | $\mu$ S7B13FE9200 |
|  |  |  | 5" 2HC | $\mu$ S7B10FE9200 |
| Translator (FT78K3) Note | Program that converts the fuzzy knowledge data obtained by using the fuzzy knowledge data creation tool into assembler source program for the RA78K/III. |  |  |  |
|  | Host machine |  |  | Order code (part number) |
|  |  | OS | Supply media |  |
|  | PC-9800 series | MS-DOS | 3.5 " 2HD | $\mu$ S5A13FT78K3 |
|  |  |  | 5" 2HD | $\mu$ S5A10FT78K3 |
|  | IBM PC/AT and compatible machines | PC DOS | 3.5" 2HC | $\mu$ S7B13FT78K3 |
|  |  |  | 5" 2HC | $\mu$ S7B10FT78K3 |
| Fuzzy inference module (FI78K/III) Note | Program that executes fuzzy inference when linked with the fuzzy knowledge data converted by the translator. |  |  |  |
|  | Host machine |  |  | Order code (part number) |
|  |  | OS | Supply media |  |
|  | PC-9800 series | MS-DOS | 3.5" 2HD | $\mu$ S5A13FI78K3 |
|  |  |  | 5" 2HD | $\mu$ S5A10FI78K3 |
|  | IBM PC/AT and compatible machines | PC DOS | 3.5 " 2 HC | $\mu$ S7B13FI78K3 |
|  |  |  | 5" 2HC | $\mu$ S7B10F178K3 |
| Fuzzy inference debugger (FD78K/III) | Support software that evaluates and adjusts the fuzzy knowledge data at the hardware level by using an in-circuit emulator. |  |  |  |
|  | Host machine |  |  | Order code (part number) |
|  |  | OS | Supply media |  |
|  | PC-9800 series | MS-DOS | 3.5 " 2HD | $\mu$ S5A13FD78K3 |
|  |  |  | 5" 2HD | $\mu$ S5A10FD78K3 |
|  | IBM PC/AT and compatible machines | PC DOS | 3.5 " 2HC | $\mu$ S7B13FD78K3 |
|  |  |  | 5" 2HC | $\mu$ S7B10FD78K3 |

Note Under development
[MEMO]

## NOTES FOR CMOS DEVICES

## (1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

## (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to Vdd or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

## (3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

## Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)
Santa Clara, California
Tel: 800-366-9782
Fax: 800-729-9288

NEC Electronics (Germany) GmbH
Duesseldorf, Germany
Tel: 0211-65 0302
Fax: 0211-65 03490
NEC Electronics (UK) Ltd.
Milton Keynes, UK
Tel: 01908-691-133
Fax: 01908-670-290
NEC Electronics Italiana s.r.1.
Tel: 02-66 7541
Fax: 02-66 754299

## NEC Electronics (Germany) GmbH

Benelux Office
Eindhoven, The Netherlands
Tel: 040-2445845
Fax: 040-2444580
NEC Electronics (France) S.A.
Velizy-Villacoublay, France
Tel: 01-30-67 5800
Fax: 01-30-67 5899
NEC Electronics (France) S.A.
Spain Office
Madrid, Spain
Tel: 01-504-2787
Fax: 01-504-2860
NEC Electronics (Germany) GmbH
Scandinavia Office
Taeby, Sweden
Tel: 08-63 80820
Fax: 08-63 80388

NEC Electronics Hong Kong Ltd.
Hong Kong
Tel: 2886-9318
Fax: 2886-9022/9044
NEC Electronics Hong Kong Ltd.
Seoul Branch
Seoul, Korea
Tel: 02-528-0303
Fax: 02-528-4411
NEC Electronics Singapore Pte. Ltd.
United Square, Singapore 1130
Tel: 253-8311
Fax: 250-3583
NEC Electronics Taiwan Ltd.
Taipei, Taiwan
Tel: 02-719-2377
Fax: 02-719-5951
NEC do Brasil S.A.
Sao Paulo-SP, Brasil
Tel: 011-889-1680
Fax: 011-889-1689

```
MS-DOS and windows are either registered trademarks or trademarks of Microsoft Corporation in the United states and/or other countries. PC/AT and PC DOS are trademarks of IBM Corporation. HP9000 series 700 and HP-UX are trademarks of Hewlett-Packard Company. SPARCstation is a trademark of SPARC International, Inc. SunOS is a trademark of Sun Microsystems, Inc. NEWS and NEWS-OS are trademarks of Sony Corporation. TRON is an abbreviation of The Realtime Operating system Nucleus. ITRON is an abbreviation of Industrial TRON.
```

The export of these products from Japan is regulated by the Japanese government. The export of some or all of these products may be prohibited without governmental license. To export or re-export some or all of these products from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

| Lisence not needed | $: \mu$ PD78365A |
| :--- | :--- |
| The customer must judge the need for license | $: \mu$ PD78363A, 78366A, 78368A |

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.
NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.
While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
NEC devices are classified into the following three quality grades:
"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.
The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.
Anti-radioactive design is not implemented in this product.

